Design and implementation of an enhanced on chip mesh router

被引：0
|
作者：
Langar, Manel [1 ]
Bourguiba, Riad [1 ]
Mouine, Jaouhar [1 ]
机构：
[1] ENIT, Tunis, Tunisia
来源：
2015 IEEE 12TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD) | 2015年
关键词：
Network on Chip; Mesh; Router; Virtual channel;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, we describe the design and implementation of an enhanced wormhole virtual channel on chip router. It is the basic component of a mesh network on chip, using the XY deterministic routing algorithm. It is characterized by its simple virtual channel allocation strategy which allows reducing area and power consumption. We implemented our router using Tezzaron technology to measure its performances.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] THE CHAOS ROUTER CHIP - DESIGN AND IMPLEMENTATION OF AN ADAPTIVE ROUTER
    BOLDING, K
    CHEUNG, SC
    CHOI, SE
    EBELING, C
    HASSOUN, S
    NGO, TA
    WILLE, R
    [J]. VLSI 93, 1994, 42 : 311 - 320
  • [2] Design and implementation of congestion aware router for network-on-chip
    Balakrishnan, Melvin T.
    Venkatesh, T. G.
    Bhaskar, A. Vijaya
    [J]. INTEGRATION-THE VLSI JOURNAL, 2023, 88 : 43 - 57
  • [3] Design of a 2D mesh-torus router for network on chip
    Salah, Yahia
    Atri, Mohamed
    Tourki, Rached
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY, VOLS 1-3, 2007, : 1142 - 1147
  • [4] Design and Implementation of On-chip Adaptive Router with Predictor for Regional Congestion
    Taniguchi, Masakazu
    Matsutani, Hiroki
    Yamasaki, Nobuyuki
    [J]. 2011 IEEE 17TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2011), VOL 2, 2011, : 22 - 27
  • [5] Design and Implementation of a Hybrid Switching Router for the Reconfigurable Network-on-Chip
    Nguyen, Hung K.
    Xuan-Tu Tran
    [J]. PROCEEDINGS OF THE 2016 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2016, : 328 - 333
  • [6] Design and implementation of one fully adaptive router on 2D-mesh
    [J]. Deng, B., 2000, Chinese Institute of Electronics (28):
  • [7] Electronics Hardware Chip Design for Router–Router Communication
    Prateek Agarwal
    Tanuj Kumar Garg
    Adesh Kumar
    [J]. Proceedings of the National Academy of Sciences, India Section A: Physical Sciences, 2023, 93 : 703 - 710
  • [8] Generic Low Latency Router Design for DSP Implementation on Networks-on-Chip
    Baganne, Adel
    Ben-Tekaya, Rafik
    Tourki, Rached
    [J]. ICSPC: 2007 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, 2007, : 313 - +
  • [9] Design And Implementation Of Mesh And Torus For Network on Chip Based System
    Sanju, V
    Chiplunkar, Niranjan
    [J]. 2015 INTERNATIONAL CONFERENCE ON TRENDS IN AUTOMATION, COMMUNICATIONS AND COMPUTING TECHNOLOGY (I-TACT-15), 2015,
  • [10] Electronics Hardware Chip Design for Router-Router Communication
    Agarwal, Prateek
    Garg, Tanuj Kumar
    Kumar, Adesh
    [J]. PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES INDIA SECTION A-PHYSICAL SCIENCES, 2023, 93 (04) : 703 - 710
12345