Selective wet etching of high-k gate dielectrics

被引:6
|
作者
Christenson, K
Schwab, B
Wagener, T
Rosengren, B
Riley, D
Barnett, J
机构
[1] FSI Int, Chaska, MN 55318 USA
[2] Adv Micro Devices Inc, Austin, TX 78741 USA
[3] SEMATECH, Austin, TX 78741 USA
来源
ULTRA CLEAN PROCESSING OF SILICON SURFACES V | 2003年 / 92卷
关键词
high-k; etch; silicate; HfO2; ZrO2;
D O I
10.4028/www.scientific.net/SSP.92.129
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The expected process sequence for high-k gate dielectrics requires etching of the high-k film using the polysilicon gate electrode as a mask. The leading high-k material candidates, the oxides and silicates of hafnium and zirconium, are very difficult to etch with good selectivity to other exposed SiO2 features. We have developed a series of high-k etch chemistries that provide good etch rates of metal silicate films and good selectivity to SiO2.
引用
收藏
页码:129 / 132
页数:4
相关论文
共 50 条
  • [41] Floating Gate Memory Based on Ferritin Nanodots with High-k Gate Dielectrics
    Ohara, Kosuke
    Uraoka, Yukiharu
    Fuyuki, Takashi
    Yamashita, Ichiro
    Yaegashi, Toshitake
    Moniwa, Masahiro
    Yoshimaru, Masaki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (04)
  • [42] Improvement of metal gate/high-k dielectric CMOSFETs characteristics by atomic layer etching of high-k gate dielectric
    Min, K. S.
    Park, C.
    Kang, C. Y.
    Park, C. S.
    Park, B. J.
    Kim, Y. W.
    Lee, B. H.
    Lee, Jack C.
    Bersuker, G.
    Kirsch, P.
    Jammy, R.
    Yeom, G. Y.
    SOLID-STATE ELECTRONICS, 2013, 82 : 82 - 85
  • [43] Forming an interfacial oxide layer for high-k gate dielectrics using a single-wafer wet tool
    Lu, Yongqiang
    Rosato, John J.
    Baiya, Evanson
    Yalamanchili, M. Rao
    MICRO, 2005, 23 (04): : 41 - +
  • [44] Metal gate and high-k gate dielectrics for sub 50 nm high performance MOSFETs
    Park, Hokyung
    Hasan, Musarrat
    Jo, Minseok
    Hwang, Hyunsang
    ELECTRONIC MATERIALS LETTERS, 2007, 3 (02) : 75 - 85
  • [45] High-mobility dual metal gate MOS transistors with high-k gate dielectrics
    Takahashi, K. (k-takahashi@ha.jp.nec.com), 1600, Japan Society of Applied Physics (44):
  • [46] High-mobility dual metal gate MOS transistors with high-k gate dielectrics
    Takahashi, K
    Manabe, K
    Morioka, A
    Ikarashi, T
    Yoshihara, T
    Watanabe, H
    Tatsumi, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2210 - 2213
  • [47] TDDB and BTI reliabilities of high-k stacked gate dielectrics - Impact of initial traps in high-k layer
    Okada, Kenji
    Ota, Hiroyuki
    Nabatame, Toshihide
    Toriumi, Akira
    2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2008, : 87 - +
  • [48] High quality ultrathin CoTiO3 high-k gate dielectrics
    Pan, TM
    Lei, TF
    Chao, TS
    Chang, KL
    Hsieh, KC
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2000, 3 (09) : 433 - 434
  • [49] Multi-component high-K gate dielectrics for the silicon industry
    Manchanda, L
    Morris, MD
    Green, ML
    van Dover, RB
    Klemens, F
    Sorsch, TW
    Silverman, PJ
    Wilk, G
    Busch, B
    Aravamudhan, S
    MICROELECTRONIC ENGINEERING, 2001, 59 (1-4) : 351 - 359
  • [50] Structural and electrical properties of neodymium oxide high-k gate dielectrics
    Pan, Tung-Ming
    Lee, Jian-Der
    Shu, Wei-Hao
    Chen, Tsung-Te
    APPLIED PHYSICS LETTERS, 2006, 89 (23)