Selective wet etching of high-k gate dielectrics

被引:6
|
作者
Christenson, K
Schwab, B
Wagener, T
Rosengren, B
Riley, D
Barnett, J
机构
[1] FSI Int, Chaska, MN 55318 USA
[2] Adv Micro Devices Inc, Austin, TX 78741 USA
[3] SEMATECH, Austin, TX 78741 USA
来源
ULTRA CLEAN PROCESSING OF SILICON SURFACES V | 2003年 / 92卷
关键词
high-k; etch; silicate; HfO2; ZrO2;
D O I
10.4028/www.scientific.net/SSP.92.129
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The expected process sequence for high-k gate dielectrics requires etching of the high-k film using the polysilicon gate electrode as a mask. The leading high-k material candidates, the oxides and silicates of hafnium and zirconium, are very difficult to etch with good selectivity to other exposed SiO2 features. We have developed a series of high-k etch chemistries that provide good etch rates of metal silicate films and good selectivity to SiO2.
引用
收藏
页码:129 / 132
页数:4
相关论文
共 50 条
  • [21] High-k dielectrics for use as ISFET gate oxides
    van der Wal, PD
    Briand, D
    Mondin, G
    Jenny, S
    Jeanneret, S
    Millon, C
    Roussel, H
    Dubourdieu, C
    de Rooij, NF
    PROCEEDINGS OF THE IEEE SENSORS 2004, VOLS 1-3, 2004, : 677 - 680
  • [22] Identifying the most promising high-k gate dielectrics
    Wallace, R.M.
    Wilk, G.D.
    2001, Cahners Publishing Co. Inc. (24)
  • [23] Soft breakdown phenomena in high-K gate dielectrics
    Satake, H
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS II, 2004, 2003 (22): : 307 - 318
  • [24] Electrical characterization of high-k gate dielectrics on semiconductors
    Ma, T. P.
    APPLIED SURFACE SCIENCE, 2008, 255 (03) : 672 - 675
  • [25] Plasma etching of high-k and metal gate materials
    Nakamura, Keisuke
    Kitagawa, Tomohiro
    Osari, Kazushi
    Takahashi, Kazuo
    Ono, Kouichi
    VACUUM, 2006, 80 (07) : 761 - 767
  • [26] Integration of dual metal gate CMOS on high-k dielectrics utilizing a metal wet etch process
    Zhang, ZB
    Song, SC
    Huffman, C
    Hussain, MM
    Barnett, J
    Moumen, N
    Alshareef, HN
    Majhi, P
    Sim, JH
    Bae, SH
    Lee, BH
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2005, 8 (10) : G271 - G274
  • [27] Study of high-k gate dielectrics by means of positron annihilation
    Uedono, A.
    Naito, T.
    Otsuka, T.
    Ito, K.
    Shiraishi, K.
    Yamabe, K.
    Miyazaki, S.
    Watanabe, H.
    Umezawa, N.
    Hamid, A.
    Chikyow, T.
    Ohdaira, T.
    Suzuki, R.
    Ishibashi, S.
    Inumiya, S.
    Kamiyama, S.
    Akasaka, Y.
    Nara, Y.
    Yamada, K.
    PHYSICA STATUS SOLIDI C - CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 4, NO 10, 2007, 4 (10): : 3599 - +
  • [28] Simulation of nanofloating gate memory with high-k stacked dielectrics
    Govoreanu, B
    Blomme, P
    Van Houdt, J
    De Meyer, K
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 299 - 302
  • [29] Introduction of crystalline high-k gate dielectrics in a CMOS process
    Gottlob, HDB
    Lemme, MC
    Mollenhauer, T
    Wahlbrink, T
    Efavi, JK
    Kurz, H
    Stefanov, Y
    Haberle, K
    Komaragiri, R
    Ruland, T
    Zaunert, F
    Schwalke, U
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 2005, 351 (21-23) : 1885 - 1889
  • [30] Threshold voltage model for MOSFETs with high-K gate dielectrics
    Liu, XY
    Kang, JF
    Sun, L
    Han, RQ
    Wang, YY
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (05) : 270 - 272