The analysis of warpage in wafer-level compression molding

被引:2
|
作者
Farrugia, Russell [1 ]
Grech, Ivan [1 ]
Casha, Owen [1 ]
Gatt, Edward [1 ]
Micallef, Joseph [1 ]
Ellul, Ivan [2 ]
Duca, Roseanne [2 ]
Borg, Ingram [2 ]
机构
[1] Univ Malta, Fac Informat & Commun Technol, Dept Microelect & Nanoelect, Msida 2080, MSD, Malta
[2] ST Microelect Malta, Kirkop, Malta
关键词
DEFORMATION;
D O I
10.1007/s00542-015-2773-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Advanced 3D MEMS packaging technologies involving the encapsulation of devices at wafer-level are being developed in order to achieve further minimization and cost reduction of consumer electronic devices. Compression molding using epoxy molding compounds is one technique being considered for wafer-level encapsulation. Excessive out-of-plane deformation has been reported in wafer-level compression molding trials using blank wafers which would negatively impact device reliability and the implementation of successive processes to the molded wafer. This paper presents finite element models of the molded wafer, with and without embedded dies which simulate the observed multi-state warpage characteristics. Molded wafer warpage measurements were also carried out in order to verify the applicability of the small and large deformation theories for layered plates and to verify the finite element model of the molded blank wafer. Possible factors (non-planar mold layer thickness and anisotropic wafer elastic properties) leading to asymmetric warpage in molded blank wafers were also investigated. From the molded wafer model with embedded dies the effects of flip-chip die dimensions and wafer thickness on the out-of-plane deformation together with possible reliability issues were analyzed.
引用
收藏
页码:4025 / 4034
页数:10
相关论文
共 50 条
  • [1] The analysis of warpage in wafer-level compression molding
    Russell Farrugia
    Ivan Grech
    Owen Casha
    Edward Gatt
    Joseph Micallef
    Ivan Ellul
    Roseanne Duca
    Ingram Borg
    Microsystem Technologies, 2017, 23 : 4025 - 4034
  • [2] Investigation of Warpage in Wafer-level Molding: Measurements and FE Analysis
    Farrugia, Russell
    Grech, Ivan
    Casha, Owen
    Micallef, Joseph
    Gatt, Edward
    Ellul, Ivan
    Duca, Roseanne
    Borg, Ingram
    2015 SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS (DTIP), 2015,
  • [3] Compression molding encapsulants for wafer-level embedded active devices Wafer warpage control by epoxy molding compounds
    Kwon, Kihyeok
    Lee, Yoonman
    Kim, Junghwa
    Chung, Joo Young
    Jung, Kyunghag
    Park, Yong-Yeop
    Lee, Donghwan
    Kim, Sang Kyun
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 319 - +
  • [4] Wafer Compression Molding Warpage Optimization for Wafer Level Package
    Xu, Cheng
    Sun, Peng
    Liu, Zhu
    Liu, Jun
    2020 21ST INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2020,
  • [5] On the optimization of molding warpage for wafer-level glass interposer packaging
    Bao, Shuchao
    Li, Wei
    He, Yimin
    Zhong, Yi
    Zhang, Long
    Yu, Daquan
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2023, 34 (12)
  • [6] On the optimization of molding warpage for wafer-level glass interposer packaging
    Shuchao Bao
    Wei Li
    Yimin He
    Yi Zhong
    Long Zhang
    Daquan Yu
    Journal of Materials Science: Materials in Electronics, 2023, 34
  • [7] Novel sheet molding compound technology for wafer-level packaging to overcome wafer warpage issue
    Sugiura, Yuki
    Mori, Daisuke
    Fujii, Yasuhito
    Imamura, Kenta
    Yamai, Ippei
    Yagihashi, Takashi
    Nomura, Eiichi
    PROCEEDINGS OF THE IEEE 74TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC 2024, 2024, : 855 - 859
  • [8] Exploring the Influence of Material Properties of Epoxy Molding Compound on Wafer Warpage in Fan-Out Wafer-Level Packaging
    Chuang, Wan-Chun
    Huang, Yi
    Chen, Po-En
    MATERIALS, 2023, 16 (09)
  • [9] WAFER WARPAGE CONTROL BY EPOXY MOLDING COMPOUNDS FOR WAFER LEVEL PACKAGE
    Kwon, Kihyeok
    Chung, Joo Young
    Lee, Donghwan
    Kim, Sang Kyun
    2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
  • [10] Warpage Characterization of Molded Wafer for Fan-Out Wafer-Level Packaging
    Cheng, Hsien-Chie
    Liu, Yan-Cheng
    JOURNAL OF ELECTRONIC PACKAGING, 2020, 142 (01)