共 50 条
- [3] BIST vs. ATE for testing system-on-a-chip INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 1147 - 1147
- [4] Reliability modelling of embedded system-in-a-package :: Design and packaging issues ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 387 - 392
- [5] Issues and strategies for the physical design of system-on-a-chip ASICs 1600, IBM Corporation (46):
- [8] Thermal modeling for system-in-a-package based on embedded chip structure POLYTRONIC 2005, PROCEEDINGS, 2005, : 224 - 227
- [9] Design challenges for System-In-Package vs System-On-Chip PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 663 - 666
- [10] Design consideration for system-in-a-package with embedded passive circuits 54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1678 - 1681