Versatile BIST: An integrated approach to on-line/off-line BIST

被引:9
|
作者
Karri, R [1 ]
Mukherjee, N [1 ]
机构
[1] Lucent Bell Labs, Princeton, NJ 08542 USA
关键词
D O I
10.1109/TEST.1998.743283
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we report a versatile BIST approach (VBIST) that targets both off-line and on-line self rest. VBIST uses off-line BIST circuitry for on-line testing as well. Unlike traditional on-line self test approaches, VBIST does not use functional data as test inputs. Rather, VBIST generates rest patterns and compacts test responses during the normal mode of operation. Furthermore, VBIST coordinates this generation and application of test patterns and compaction of test responses with the usage profile of the modules in the design. VBIST entails little additional impact on performance and area of the design (vis-a-vis the performance and area of a design with off-line BIST). We validated the VBIST approach using the Synopsys Behavioral Compiler as the synthesis framework and by writing synthesis scripts for incorporating VBIST constraints.
引用
收藏
页码:910 / 917
页数:8
相关论文
共 50 条
  • [1] Versatile BIST: An integrated approach to on-line/off-line BIST for data-dominated architectures
    Mukherjee, N
    Karri, R
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (02): : 189 - 200
  • [2] Versatile BIST: An Integrated Approach to On-line/Off-line BIST for Data-Dominated Architectures
    Nilanjan Mukherjee
    Ramesh Karri
    [J]. Journal of Electronic Testing, 1998, 13 : 189 - 200
  • [3] On-line and off-line testing with shared resources: A new BIST approach
    Sun, XL
    Serra, M
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (09) : 1045 - 1056
  • [4] Off-line BIST in Watt Hour Meters
    Ribnikar, Rok
    Strle, Drago
    [J]. 2013 9TH CONFERENCE ON PH. D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2013), 2013, : 109 - 112
  • [5] An Off-line MDSI Interconnect BIST Incorporated in BS 1149.1
    Mohammadi, Marzieh
    Sadeghi-Kohan, Somayeh
    Masoumi, Nasser
    Navabi, Zainalabedin
    [J]. 2014 19TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2014), 2014,
  • [6] Integrating BIST techniques for on-line SoC testing
    Manzone, A
    Bernardi, P
    Grosso, M
    Rebaudengo, M
    Sanchez, E
    Reorda, MS
    [J]. 11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2005, : 235 - 240
  • [7] Is the Notion of Divisible On-Line/Off-Line Signatures Stronger than On-Line/Off-Line Signatures?
    Au, Man Ho
    Susilo, Willy
    Mu, Yi
    [J]. PROVABLE SECURITY, PROCEEDINGS, 2009, 5848 : 129 - 139
  • [8] A BIST approach to on-line monitoring of digital VLSI circuits: A CAD tool
    Biswas, S
    Mukhopadhyay, S
    Patra, A
    [J]. 13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 184 - 189
  • [9] Divisible On-Line/Off-Line Signatures
    Gao, Chong-zhi
    Wei, Baodian
    Xie, Dongqing
    Tang, Chunming
    [J]. TOPICS IN CRYPTOLOGY - CT-RSA 2009, PROCEEDINGS, 2009, 5473 : 148 - +
  • [10] Integrating Off-line and On-line Schedulers
    Rasconi, Riccardo
    Policella, Nicola
    Cesta, Amedeo
    [J]. ECAI 2006, PROCEEDINGS, 2006, 141 : 845 - 846