On-chip Test Acceleration for Advanced Technologies

被引：0

作者：

Yang, Shenzhi ^{[1
]}

Lan, Fan ^{[1
]}

Pan, Weiwei ^{[1
]}

Yang, Ludan ^{[1
]}

Zheng, Yongjun ^{[1
]}

机构：

[1] Semitronix Inc, Hangzhou, Zhejiang, Peoples R China

来源：

2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM) | 2021年

关键词：

addressable test chip; on-chip acceleration;

D O I：

10.1109/EDTM50988.2021.9420929

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A novel on-chip test acceleration method was developed to speed up addressable test chip measurements. Co-optimized with tester hardware, a sustained test speed of up to 40,000 items per second was achieved, corresponding to 30X of a traditional test setup. This method was employed to address critical test challenges during both technology development and mass production phases of advanced technologies.

引用

页数：3

共 50 条

[1] Advanced on-chip test technology for RSFQ circuits
HYPRES, Inc, Elmsford, United States
IEEE Trans Appl Supercond, 2 pt 3 (3438-3441):
[2] Advanced on-chip test technology for RSFQ circuits
Kirichenko, AF
Mukhanov, OA
Ryzhikh, AI
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1997, 7 (02) : 3438 - 3441
[3] ON-CHIP ELECTROSTATIC DISCHARGE PROTECTIONS IN ADVANCED CMOS TECHNOLOGIES
MAENE, N
VANDENBROECK, J
ALLAERT, K
MICROELECTRONICS AND RELIABILITY, 1992, 32 (11): : 1545 - 1550
[4] Advanced technologies in bioprinting and biofabrication for on-chip tissue models
Demirci, Utkan
ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2015, 250
[5] On-chip technologies for multidimensional separations
Tia, Samuel
Herr, Amy E.
LAB ON A CHIP, 2009, 9 (17) : 2524 - 2536
[6] Technologies for on-chip optical interconnects
Van Thourhout, D
Roelkens, G
Van Campenhout, J
Brouckaert, J
Baets, R
2005 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS (LEOS), 2005, : 204 - 205
[7] A dielectrophoresis microjet for on-chip technologies
Collier, Christopher M.
Hill, Kyle A.
Holzman, Jonathan F.
RSC ADVANCES, 2013, 3 (45): : 23309 - 23316
[8] A Hardware Framework for on-Chip FPGA Acceleration
Lomuscio, Andrea
Cardarilli, Gian Carlo
Nannarelli, Alberto
Re, Marco
2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,
[9] Trends in emerging On-chip interconnect technologies
University of California, Irvine, CA, United States
不详
IPSJ Trans. Syst. LSI Des. Methodol., 2008, (2-17):
[10] New Interconnect Technologies in On-Chip Communication
Choi, Kiyoung
Kim, John
Loh, Gabriel
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2012, 2 (02) : 121 - 123

← 1 2 3 4 5 →