Fully Digital FPGA-based Front-End Electronics for the GALILEO Array

被引：0

作者：

Barrientos, D. ^{[1
]}

Bellato, M. ^{[2
]}

Bazzacco, D. ^{[2
]}

Bortolato, D. ^{[1
]}

Cocconi, P. ^{[1
]}

Gadea, A. ^{[3
]}

Gonzalez, V. ^{[4
]}

Gulmini, M. ^{[1
]}

Isocrate, R. ^{[2
]}

Mengoni, D. ^{[2
]}

Pullia, A. ^{[5
,6
]}

Recchia, F. ^{[2
]}

Rosso, D. ^{[1
]}

Sanchis, E. ^{[4
]}

Toniolo, N. ^{[1
]}

Ur, C. A. ^{[2
]}

Valiente-Dobon, J. J. ^{[1
]}

机构：

[1] Ist Nazl Fis Nucl, Lab Nazl Legnaro, Viale Univ 2, I-35020 Padua, Italy

[2] Ist Nazl Fis Nucl, Sez Padova, Via Marzolo 8, I-35131 Padua, Italy

[3] CSIC UV, Inst Fis Corpuscular, Catedrat Jose Beltran 2, Valencia 46980, Spain

[4] Univ Valencia, Escola Tecn Super Engn, Dept Ingn Elect, Avinguda Univ S-N, E-46100 Valencia, Spain

[5] Univ Milan, Dipartimento Fis, Via Celoria 16, I-20133 Milan, Italy

[6] Ist Nazl Fis Nucl, Sez Milano, Via Celoria 16, I-20133 Milan, Italy

来源：

2014 19TH IEEE-NPSS REAL TIME CONFERENCE (RT) | 2014年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this work we present the fully digital Front End Electronics (FEE) read out system developed for the GALILEO array. The system, developed in collaboration with the Advanced Gamma Tracking Array (AGATA) collaboration, is composed of three main blocks: preamplifiers, digitizers and preprocessing electronics. The slow control system contains a custom Linux driver, a dynamic library and a server implementing network services. The digital processing of the data from the GALILEO germanium detectors has demonstrated the capability to achieve an energy resolution of 1.53% at an energy of 1.33 MeV.

引用

页数：2

共 50 条

[1] Performance of the Fully Digital FPGA-Based Front-End Electronics for the GALILEO Array
Barrientos, D.
Bellato, M.
Bazzacco, D.
Bortolato, D.
Cocconi, P.
Gadea, A.
Gonzalez, V.
Gulmini, M.
Isocrate, R.
Mengoni, D.
Pullia, A.
Recchia, F.
Rosso, D.
Sanchis, E.
Toniolo, N.
Ur, C. A.
Valiente-Dobon, J. J.
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2015, 62 (06) : 3134 - 3139
[2] Analog front-end for FPGA-based readout electronics for scintillation detectors
Banerjee, Akashrup
Wiebusch, Michael
Polettini, Marta
Mistry, Andrew
Heggen, Henning
Schaffner, Henning
Albers, Helena M.
Kurz, Nikolaus
Gorska, Magda
Gerl, Juergen
[J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2022, 1028
[3] Design of FPGA-based Architecture for an Analog Front-End in Broadband PLC
Membibre, Francisco
Nieto, Ruben
Hernandez, Alvaro
[J]. 2019 24TH IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION (ETFA), 2019, : 1333 - 1337
[4] A reconfigurable FPGA-based 16-channel front-end for MRI
Dalal, Ishaan L.
Fontaine, Fred L.
[J]. 2006 FORTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-5, 2006, : 1860 - +
[5] FPGA based front-end electronics for a high resolution PET scanner
Young, JW
Moyers, JC
Lenox, M
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2000, 47 (04) : 1676 - 1680
[6] Design of an FPGA-based embedded system for the ATLAS Tile Calorimeter front-end electronics test-bench
Carrio, F.
Kim, H. Y.
Moreno, P.
Reed, R.
Sandrock, C.
Schettino, V.
Shalyugin, A.
Solans, C.
Souza, J.
Usai, G.
Valero, A.
[J]. JOURNAL OF INSTRUMENTATION, 2014, 9
[7] FPGA Implementation of an NCO Based CDR for the JUNO Front-End Electronics
Marini, F.
Bellato, M.
Bergnoli, A.
Brugnera, R.
dal Corso, F.
Corti, D.
Dong, J.
Garfagnini, A.
Giaz, A.
Gong, G.
Hu, J.
Isocrate, R.
Jiang, X.
Lippi, I
von Sturm, K.
Aiello, S.
Andronico, G.
Antonelli, V
Bandini, W.
Basilico, D.
Brigatti, A.
Barresi, A.
Budano, A.
Bruno, R.
Caccianiga, B.
Cammi, A.
Caruso, R.
Chiesa, D.
Clementi, C.
Costa, S.
Ding, X.
Dusini, S.
Fabbri, A.
Fargetta, M.
Ford, R.
Formozov, A.
Giammarchi, M.
Grassi, M.
Landini, C.
Lombardi, P.
Lombardo, C.
Mantovani, F.
Mari, S. M.
Martellini, C.
Martini, A.
Meroni, E.
Mezzetto, M.
Miramonti, L.
Montini, P.
Montuschi, M.
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2021, 68 (08) : 1952 - 1960
[8] FPGA based front-end electronics for a high resolution PET scanner
Young, JW
Moyers, JC
Lenox, M
[J]. 1999 IEEE NUCLEAR SCIENCE SYMPOSIUM - CONFERENCE RECORD, VOLS 1-3, 1999, : 902 - 906
[9] An FPGA-based front-end module emulator for the High Granularity Timing Detector
Ge, Zhenwu
Zhang, Jie
Zhang, Lei
Han, Liangliang
[J]. JOURNAL OF INSTRUMENTATION, 2024, 19 (03):
[10] A Digital Front-End Electronics for the Neutron Detector NEDA
Egea, F. J.
Houarner, C.
Boujrad, A.
Gonzalez, V.
Tripon, M.
Jastrzab, M.
Triossi, A.
de France, G.
Gadea, A.
Valiente-Dobon, J. J.
Sanchis, E.
Barrientos, D.
Blaizot, M.
Bourgault, P.
de Angelis, G.
Erduran, M. N.
Erturk, S.
De France, G.
Huyuk, T.
Jaworski, G.
Luo, X. L.
Modamio, V.
Moszynski, M.
Nitto, Di
Nyberg, J.
Soderstrom, P-A.
Palacz, M.
Wadsworth, R.
[J]. 2014 19TH IEEE-NPSS REAL TIME CONFERENCE (RT), 2014,

← 1 2 3 4 5 →