共 50 条
- [3] Design and Implementation of an FPGA-Based 16-Channel Data/Timing Formatter [J]. 2018 IEEE 27TH ASIAN TEST SYMPOSIUM (ATS), 2018, : 209 - 214
- [4] Design of FPGA-based Architecture for an Analog Front-End in Broadband PLC [J]. 2019 24TH IEEE INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES AND FACTORY AUTOMATION (ETFA), 2019, : 1333 - 1337
- [5] Analog front-end for FPGA-based readout electronics for scintillation detectors [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2022, 1028
- [6] Fully Digital FPGA-based Front-End Electronics for the GALILEO Array [J]. 2014 19TH IEEE-NPSS REAL TIME CONFERENCE (RT), 2014,
- [7] An Analog Front-end ASIC Design for 16-channel SiPM Readout in PET Detectors [J]. 2019 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (NSS/MIC), 2019,
- [9] An FPGA-based front-end module emulator for the High Granularity Timing Detector [J]. JOURNAL OF INSTRUMENTATION, 2024, 19 (03):