Power Optimizaton in 8T SRAM Cell

被引：0

作者：

Dnyaneshwar, Kakde ^{[1
]}

Birgale, L. V. ^{[1
]}

机构：

[1] SGGSI & T, Dept Elect & Telecommun, Vishnupuri, Nanded, India

来源：

2016 INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA) | 2016年

关键词：

Eight transistor (8T); Drain induced barrier lowering (DIBL); Static random access memory (SRAM);

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Transistor scaling has provided high-density VLSI circuits with increased performance. The performance is increased at the cost of increased power density. Therefore demand for power sensitive design techniques is increased significantly. Several process and circuit level techniques have been proposed to control the power (leakage) dissipation. In this paper, we propose circuit level techniques to reduce power dissipation effectively for 8T SRAM cell in 90nm technology using Cadence tools.

引用

页数：4

共 50 条

[41] A novel 90nm 8T SRAM cell with enhanced stability
Sil, Abhijit
Ghosh, Soumik
Bayoumi, Magdy
[J]. 2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 242 - +
[42] A Low-Power and High-Stability 8T SRAM Cell with Diode-Connected Transistors
Elangovan, M.
Muthukrishnan, M.
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (08)
[43] LEAKAGE IMMUNE SINGLE ENDED 8T SRAM CELL FOR ULTRA-LOW POWER MEMORY DESIGN
Pahuja, Hitesh
Tyagi, Mintu
Singh, Balwinder
Panday, Sudhakar
[J]. JOURNAL OF ENGINEERING SCIENCE AND TECHNOLOGY, 2019, 14 (02) : 629 - 645
[44] Analysis of Static Noise Margin and Power Dissipation of a Proposed Low Voltage Swing 8T SRAM cell
Upadhyay, P.
Chhotray, S. K.
Kar, R.
Mandal, D.
Ghoshal, S. P.
[J]. 2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 316 - 320
[45] Comparison of 6T and 8T SRAM Cell with Parameters at 45 nm Technology
Sharma, Joshika
Khandelwal, Saurabh
Akashe, Shyam
[J]. ADVANCES IN OPTICAL SCIENCE AND ENGINEERING, 2015, 166 : 263 - 267
[46] Stability and leakage characteristics of novel conducting PMOS based 8T SRAM cell
Chung, Yeonbae
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2014, 101 (06) : 831 - 848
[47] A Single-Ended With Dynamic Feedback Control 8T Subthreshold SRAM Cell
Kushwah, C. B.
Vishvakarma, S. K.
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 373 - 377
[48] A New 8T Hybrid Nonvolatile SRAM With Ferroelectric FET
You, Wei-Xiang
Su, Pin
Hu, Chenming
[J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2020, 8 (01): : 171 - 175
[49] An 8T SRAM Cell with Improved ION/IOFF Ratio and with Faster Read Speed
Goswami, Abhinandan
Rajput, Amit Singh
Sxena, Nikhil
[J]. JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2020, 15 (1-2): : 127 - 136
[50] A Robust 8T FinFET SRAM Cell with Improved Stability for Low Voltage Applications
Kushwah, C. B.
Dwivedi, Devesh
Sathisha, N.
Rengarajan, Krishnan S.
[J]. 2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,

← 1 2 3 4 5 →