A Programmable High-Speed Current Detection Circuit

被引：0

作者：

Shi, Yue ^{[1
]}

Wang, Jiani ^{[2
]}

Sun, Yadong ^{[2
]}

Zhou, Zekun ^{[2
]}

机构：

[1] Chengdu Univ Informat Technol, Coll Commun Engn, Chengdu, Sichuan, Peoples R China

[2] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu, Sichuan, Peoples R China

来源：

2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2018年

基金：

美国国家科学基金会;

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A high-speed current detection circuit with CCP technology is implemented by current mirror programmable threshold is proposed in this paper. complementary current programming (CCP) technique adopted to realize trigger point of detection Besides, high speed with high input-resistance guaranteed by the organic combination of bandwidth pre-amplifier and source-input which can suppress detection error introduced conventional direct-source-input amplifiers. proposed current detection circuit has been verified in 0.6[Im 40V BCD technology. The simulation demonstrate that the detection accuracy is 0.0125% with a 3MHz-3dB bandwidth and ytime smaller than lOnS.

引用

页码：1322 / 1324

页数：3

共 50 条

[21] CIRCUIT FOR HIGH-SPEED CAMERA CONTROL
MEDVEDEV, AF
NIKITIN, MM
[J]. PRIBORY I TEKHNIKA EKSPERIMENTA, 1974, (04): : 126 - 127
[22] High-speed bus circuit methodology
Saito, S
Kato, T
Nitta, S
[J]. ELECTRICAL ENGINEERING IN JAPAN, 1998, 122 (01) : 49 - 59
[23] HIGH-SPEED CMOS CIRCUIT TECHNIQUE
YUAN, J
SVENSSON, C
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (01) : 62 - 70
[24] High-speed CMOS circuit technique
[J]. Yuan, Jiren, 1600, (24):
[25] High-speed Bus Circuit Methodology
Saito, S.
Kato, T.
Nitta, S.
[J]. Denki Gakkai Ronbunshi. C, Erekutoronikusu Joho Kogaku, Shisutemu, 117 (04):
[26] High-speed bus circuit methodology
Saito, Seiichi
Kato, Tetsuro
Nitta, Shuichi
[J]. 1998, Scripta Technica Inc, New York, NY, United States (122):
[27] A high-speed current-mode multilevel identifying circuit for flash memories
Lin, HC
Liang, F
[J]. IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (02): : 229 - 235
[28] A high-speed BiCMOS switched-current track-and-hold circuit
Reimann, T
Krummenacher, F
Declercq, M
[J]. IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 377 - 380
[29] A robust high-speed and low-power CMOS current comparator circuit
Chen, L
Shi, BX
Lu, C
[J]. 2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 174 - 177
[30] HIGH-SPEED CURRENT LIMITERS
BOLL, HJ
IWERSEN, JE
PERRY, EW
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1966, ED13 (12) : 904 - +

← 1 2 3 4 5 →