Application of fuzzy logic for technology mapping of field programmable gate arrays (FPGAs)

被引：0
|
作者：
Lee, JY [1 ]
Shragowitz, E [1 ]
机构：
[1] UNIV MINNESOTA,DEPT COMP SCI,MINNEAPOLIS,MN 55455
来源：
APPLICATIONS OF FUZZY LOGIC TECHNOLOGY III | 1996年 / 2761卷
关键词：
fuzzy logic; VLSI CAD; FPGA; technology mapping; multiobjective optimization;
D O I：
10.1117/12.243259
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
引用
下载
收藏
页码：237 / 248
页数：12
相关论文
共 50 条
  • [21] SEU HARDENING OF FIELD-PROGRAMMABLE GATE ARRAYS (FPGAS) FOR SPACE APPLICATIONS AND DEVICE CHARACTERIZATION
    KATZ, R
    BARTO, R
    MCKERRACHER, P
    KOGA, R
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1994, 41 (06) : 2179 - 2186
  • [22] LOGIC SYNTHESIS FOR LIBRARY-BASED FIELD-PROGRAMMABLE GATE ARRAYS
    HERMANN, M
    ROHFLEISCH, B
    SCHLICHTMANN, U
    WURTH, B
    AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1995, 49 (01): : 18 - 28
  • [23] Logic modules with shared SRAM tables for field-programmable gate arrays
    Kocan, F
    Meyer, J
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 289 - 300
  • [24] Field programmable gate arrays in space
    Fernández-León, A
    IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2003, 6 (04) : 42 - 48
  • [25] FIELD-PROGRAMMABLE GATE ARRAYS
    JAY, C
    MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (07) : 370 - 370
  • [26] Field-programmable gate arrays
    Marchal, P
    COMMUNICATIONS OF THE ACM, 1999, 42 (04) : 57 - 59
  • [27] Fingerprinting Field Programmable Gate Arrays
    Jyothi, Vinayaka
    Poojari, Ashik
    Stern, Richard
    Karri, Ramesh
    2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 337 - 340
  • [28] Field-programmable gate arrays
    Bhatia, D
    VLSI DESIGN, 1996, 4 (04) : R1 - R2
  • [29] Implementation of a fuzzy logic tracking path algorithm on a Field Programmable Gate Array
    Abdelkrim, H.
    Ben Saoud, S.
    IEEE DTIS: 2006 INTERNATIONAL CONFERENCE ON DESIGN & TEST OF INTEGRATED SYSTEMS IN NANOSCALE TECHNOLOGY, PROCEEDINGS, 2006, : 355 - 358
  • [30] The MapReduce application of Matrix Multiplication implemented on Field Programmable Gate Arrays
    Tsompanas, Michail-Antisthenis I.
    Sirakoulis, Georgios Ch.
    2017 4TH PANHELLENIC CONFERENCE ON ELECTRONICS AND TELECOMMUNICATIONS (PACET), 2017, : 181 - 186
12345