Phase noise improvement in fractional-N synthesizer with 90° phase shift lock

被引：0

作者：

Park, J ^{[1
]}

Maloberti, F ^{[1
]}

机构：

[1] Univ Texas, Dept Elect Engn, Dallas, TX 75235 USA

来源：

PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING | 2003年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An effective technique for phase noise improvement in a fractional-N synthesizer is described. The method requires using in a 90degrees phase shift lock a non-linear continuous-time or sampled-data block before the loop filter. Behavioral simulations on a fractional-N synthesizer incorporating different non-linear blocks and a second-order single bit sigma delta modulator show that it is possible to achieve phase noise improvements at medium frequency as good as 17 dB.

引用

页码：733 / 736

页数：4

共 50 条

[21] A high-frequency phase-compensation fractional-N frequency synthesizer
Yang, CY
Chen, JW
Tsai, MT
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5091 - 5094
[22] A NEW PHASE NOISE CANCELLING TECHNIQUE FOR FRACTIONAL-N PLL
Yan, Hao
Qin, Peng
Chen, Dongpo
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[23] Enhanced phase noise Modeling of fractional-N frequency synthesizers
Arora, H
Klemmer, N
Morizio, JC
Wolf, PD
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (02) : 379 - 395
[24] Analysis on phase noise for phase-lock radar frequency synthesizer
Jiang, YL
Xiao, LZ
1997 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT PROCESSING SYSTEMS, VOLS 1 & 2, 1997, : 942 - 945
[25] A Noise Reduction Technique for Divider-Less Fractional-N Frequency Synthesizer using Phase-Interpolation Technique
Narayanan, Aravind Tharayil
Katsuragi, Makihiko
Nakata, Kengo
Terashima, Yuki
Okada, Kenichi
Matsuzawa, Akira
2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 5 - 6
[26] A low phase noise C-band frequency synthesizer using a new fractional-N PLL with programmable fractionality
Nakagawa, T
Tsukahara, T
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1996, 44 (02) : 344 - 346
[27] Design and characterization of a 5.2 GHz/2.4 GHz ΣΔ fractional-N frequency synthesizer for low-phase noise performance
Rogers, John W. M.
Dai, Foster F.
Plett, Calvin
Cavin, Mark S.
EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING, 2006, 2006 (1) : 1 - 11
[28] A fractional-N frequency synthesizer with no fractional spurs
Zhang, Xiaopin
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (09) : 986 - 990
[29] A UHF Low-Spur, Low- Phase Noise Fractional-N Synthesizer in 0.18-μm CMOS
Yan, Dan Lei
Khannur, Pradeep Basappa
Zhao, Bin
Yeoh, Wooi Gan
Yuan Xiaojun
2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009), 2009, : 177 - 180
[30] A 4-Octave Tuning Range Integer-/Fractional-N Synthesizer for Low Phase Noise Space Applications
Leineweber, Thomas
Henkel, Frank
Steinkamp, Jan
Dalluege, Lutz
Waldow, Peter
Thornber, Martin
2009 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT 2009), 2009, : 32 - +

← 1 2 3 4 5 →