Phase noise improvement in fractional-N synthesizer with 90° phase shift lock

被引：0
|
作者：
Park, J [1 ]
Maloberti, F [1 ]
机构：
[1] Univ Texas, Dept Elect Engn, Dallas, TX 75235 USA
来源：
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING | 2003年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An effective technique for phase noise improvement in a fractional-N synthesizer is described. The method requires using in a 90degrees phase shift lock a non-linear continuous-time or sampled-data block before the loop filter. Behavioral simulations on a fractional-N synthesizer incorporating different non-linear blocks and a second-order single bit sigma delta modulator show that it is possible to achieve phase noise improvements at medium frequency as good as 17 dB.
引用
收藏
页码：733 / 736
页数：4
相关论文
共 50 条
  • [1] A Low Phase Noise Low Power Fractional-N Synthesizer Architecture
    Siwiec, Krzysztof
    Pleskacz, Witold A.
    2015 1st URSI Atlantic Radio Science Conference (URSI AT-RASC), 2015,
  • [2] Fractional-N PLL with 90° phase shift lock and active switched-capacitor loop filter
    Park, J
    Maloberti, F
    CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 329 - 332
  • [3] A low phase noise integrated SiGe 18..20 GHz fractional-N synthesizer
    Follmann, R.
    Koether, D.
    Kohl, T.
    Engels, M.
    Heyer, V.
    Schmalz, K.
    Herzel, F.
    Winkler, W.
    Osmany, S.
    Jagdhold, U.
    2007 EUROPEAN CONFERENCE ON WIRELESS TECHNOLOGIES, 2007, : 1 - +
  • [4] A low phase noise integrated SiGe 18..20 GHz fractional-N synthesizer
    Follmann, R.
    Koether, D.
    Kohl, T.
    Engels, M.
    Heyer, V.
    Schmalz, K.
    Herzel, F.
    Winkler, W.
    Osmany, S.
    Jagdhold, U.
    2007 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, VOLS 1 AND 2, 2007, : 635 - +
  • [5] Behavioral modeling and simulation of jitter and phase noise in fractional-N PLL frequency synthesizer
    Mao, XJ
    Yang, HZ
    Wang, H
    BMAS 2004: IEEE INTERNATIONAL BEHAVIORAL MODELING AND SIMULATION CONFERENCE - PROCEEDINGS, 2004, : 25 - 30
  • [6] A fractional-N frequency synthesizer with phase synchronization and programmable phase control capability
    Li, Hui
    Zhang, Changchun
    Zhang, Yi
    Wang, Jing
    MICROELECTRONICS JOURNAL, 2023, 142
  • [7] A Low Phase Noise Open Loop Fractional-N Frequency Synthesizer With Injection Locking Digital Phase Modulator
    Yan, Chenggang
    Wu, Jianhui
    Sun, Jie
    Jin, Jin
    Hu, Chen
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (03) : 455 - 459
  • [8] A-90dBc@10kHz phase noise fractional-N frequency synthesizer with accurate loop bandwidth control circuit
    Morie, T
    Dosho, S
    Okamoto, K
    Yamada, Y
    Sogawa, K
    2005 Symposium on VLSI Circuits, Digest of Technical Papers, 2005, : 52 - 55
  • [9] A K-Band Fractional-N Frequency Synthesizer With a Low Phase Noise LC VCO in 90nm CMOS
    Wang, Zhenwu
    Jiang, Sijia
    Jiang, Hanjun
    Chi, Baoyong
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [10] Incorporating the single-loop delta-sigma modulator in fractional-N frequency synthesizer for phase-noise improvement
    Li, C. J.
    Huang, C. H.
    Ho, W. H.
    Horng, T. S.
    Peng, K. C.
    2006 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, 2006, : 183 - +
12345