共 50 条
- [21] Optimized lithography process for through-silicon vias-fabrication using a double-sided (structured) photomask for mask aligner lithography [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2015, 14 (03):
- [22] LITHOGRAPHY PROCESS OPTIMIZATION FOR EMITTER WINDOW IN SIGE-HBT DEVICE [J]. 2018 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2018,
- [23] SMATO: Simultaneous Mask and Target Optimization for Improving Lithographic Process Window [J]. 2010 IEEE AND ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2010, : 100 - 106
- [24] Implementation of double patterning lithography process using limited illumination systems [J]. ISSM 2007: 2007 INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2007, : 453 - 456
- [25] Lithography process optimization for 130nm poly gate mask and the impact of mask error factor [J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XV, 2001, 4344 : 783 - 796
- [26] Lithography process optimization using linear superposition of commonly available illumination modes [J]. OPTICAL MICROLITHOGRAPHY XIX, PTS 1-3, 2006, 6154 : U1073 - U1084
- [27] INVESTIGATION OF PROCESS LATITUDE FOR QUALITY IMPROVEMENT IN X-RAY-LITHOGRAPHY MASK FABRICATION [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1990, 8 (06): : 1600 - 1603
- [28] Novel Process Window and Product Yield Improvement by Eliminating Contact Shorts [J]. 2014 25TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2014, : 11 - 14
- [30] Methods for joint optimization of mask and design targets for improving lithographic process window [J]. JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2013, 12 (02):