Novel Process Window and Product Yield Improvement by Eliminating Contact Shorts

被引:0
|
作者
Chiu, Yuan-Chieh [1 ]
Hong, Shih-Ping [1 ]
Hsu, Fang-Hao [1 ]
Lee, Hong-Ji [1 ]
Lian, Nan-Tzu [1 ]
Yang, Tahone [1 ]
Chen, Kuang-Chao [1 ]
Lu, Chih-Yuan [1 ]
机构
[1] Macronix Int Co Ltd, Technol Dev Ctr, Hsinchu 300, Taiwan
关键词
flash memory; dual ARC; contact bridging; plasma etching; PR profile;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Severe and unexpected yield loss (similar to 26% in avg.) is found in the early development stage of the advanced flash memory. The major failure mode, array bridging contact, is revealed as the root cause and mainly induced by undercutting photo-resist (PR) profile. In this work, a novel scheme, anti-etch bottom anti-reflective coating (anti-etch BARC), is used instead of the conventional dual ARC (BARC/dielectric ARC, DARC) stacks on amorphous carbon layer (ACL) for contact hole patterning. Herein, we successfully demonstrate to eliminate the failure issue, greatly improve the yield and provide a promising solution with manufacturing feasibility.
引用
收藏
页码:11 / 14
页数:4
相关论文
共 50 条
  • [1] Yield Improvement and Queue Time Relaxation at Contact Process
    Garg, Niti
    Helal, Philippe
    Muralidhar, Pranesh
    Crown, Stephen
    Sih, Vincent
    Waite, Stephanie
    Scott, Silas
    [J]. 2016 27TH ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2016, : 344 - 349
  • [2] Improvement of product quality and yield on the NEDOL coal liquefaction process
    Wasaka, S
    Sakawaki, K
    Nogami, Y
    Inokuchi, K
    Mochizuki, M
    Itonaga, M
    Oda, H
    Suzuki, T
    [J]. ENERGY & FUELS, 2003, 17 (06) : 1437 - 1444
  • [3] Contact etch process optimization for RF process wafer edge yield improvement
    Liu, Zhangli
    He, Bingkui
    Meng, Fei
    Bao, Qiang
    Sun, Yuhong
    Sun, Shaojun
    Zhou, Guangwei
    Cao, Xiuliang
    Xin, Haiwei
    [J]. JOURNAL OF SEMICONDUCTORS, 2019, 40 (12)
  • [4] Contact etch process optimization for RF process wafer edge yield improvement
    Zhangli Liu
    Bingkui He
    Fei Meng
    Qiang Bao
    Yuhong Sun
    Shaojun Sun
    Guangwei Zhou
    Xiuliang Cao
    Haiwei Xin
    [J]. Journal of Semiconductors, 2019, 40 (12) : 123 - 126
  • [5] Contact Process Optimization for 40nm CMOS Yield Improvement
    Lin, Yihui
    Wang, Xinpeng
    Chen, Larry
    Yang, Cheng-Jui
    [J]. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 619 - 623
  • [6] Customized illumination for process window optimization and yield improvement in mask aligner lithography systems
    Hornung, Michael
    Vogler, Uwe
    Voelkel, Reinhard
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2010, 28 (06): : C6Q6 - C6Q11
  • [7] Proteus SMO for Process Window Improvement
    Chen, Kun-Yuan
    Lan, Andy
    Yang, Richer
    Liu, Jing Jing
    Xu, Ting Ting
    Lin, Cheng-Shuan
    Ding, Hua
    Lee, Chih-Jie
    Dam, Thuc
    Jia, Jianjun
    [J]. OPTICAL MICROLITHOGRAPHY XXXIII, 2021, 11327
  • [8] Discovery and Characterization of a Novel Method for Effective Improvement of Cyclodextrin Yield and Product Specificity
    Jinghan Hua
    Hongbin Zhang
    Hao Wu
    Jiadong Wang
    Xueqin Hu
    Jingwen Yang
    [J]. Chemical Research in Chinese Universities, 2019, 35 : 708 - 713
  • [9] Discovery and Characterization of a Novel Method for Effective Improvement of Cyclodextrin Yield and Product Specificity
    Hua Jinghan
    Zhang Hongbin
    Wu Hao
    Wang Jiadong
    Hu Xueqin
    Yang Jingwen
    [J]. CHEMICAL RESEARCH IN CHINESE UNIVERSITIES, 2019, 35 (04) : 708 - 713
  • [10] Mask Tuning for Process Window Improvement
    Buttgereit, Ute
    Birkner, Robert
    Graitzer, Erez
    Cohen, Avi
    Triulzi, Benedetta
    Romeo, Carmelo
    [J]. 27TH EUROPEAN MASK AND LITHOGRAPHY CONFERENCE, 2011, 7985