TSV-less Power Delivery for Wafer-scale Assemblies and Interposers

被引:1
|
作者
Ren, Haoxiang [1 ]
Pal, Saptadeep [1 ]
Ouyang, Guangqi [1 ]
Irwin, Randall [1 ]
Yang, Yu-Tao [1 ]
Iyer, Subramanian S. [1 ]
机构
[1] Univ Calif Los Angeles, Henry Samueli Sch Engn, Ctr Heterogeneous Integrat & Performance Scaling, Los Angeles, CA 90095 USA
关键词
TSV-less interposer; wafer-scale integration; power delivery;
D O I
10.1109/ECTC51906.2022.00303
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Wafer-scale engines are gaining popularity amidst the rapidly rising demand for high-performance computing (HPC). Large interposers, such as Silicon Interconnect Fabric (Si-IF)[1], enable wafer-scale systems via dense integration of heterogeneous known-good-dielet (KGD) on a single silicon substrate. As a result, one can build an HPC processor as large as a 300 mm wafer. To deliver power and achieve external communication for such a large system, the conventional solution is to use through-silicon vias (TSVs) in the interposer substrate. In this work, we propose an alternative novel solution in which power and signals are routed around the die, in the inter-die gap, and then are routed on the substrate under the die and uniformly delivered to the dies. This solution has the following advantages: (1) TSV-less process which is inexpensive and reduces process complexity; (2) enablement of fine-pitch power/signal paths. This work focuses on power delivery of the novel structure, and a detailed simulation framework compares the power distribution network (PDN) electrical performance of the dielet-side method to the substrate-side method. We show that dielet sizes determine which PDN (TSV or dielet-side) should be used to reliably supply power to the assemblies. Based on our model, dielet-side power delivery is acceptable under conditions in which die sizes are smaller than 25 mm(2) and the power density is lower than 0.5 W/mm(2). A preliminary fabrication process was developed for power/ground paths of the dielet-side PDN in which through-polymer vias (TPVs) are employed. To demonstrate the compatibility of this novel integration methodology to thin (100 mu m) dielet, a surrogate structure was designed and fabricated to mimic die-to-wafer assembly with 100 pm dielet. System encapsulation was achieved by thin Al2O3 deposition. Low-stress inter-die polymer isolation walls were built, and 500 mu m width TPVs were fabricated by Cu electrochemical deposition.
引用
收藏
页码:1934 / 1939
页数:6
相关论文
共 26 条
  • [1] Recent Advances and Trends in Multiple System and Heterogeneous Integration With TSV-Less Interposers
    Lau, John H.
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (08): : 1271 - 1281
  • [2] TSV-less BSI-CIS Wafer-Level Package and Stacked CIS Module
    Hsiao, Z. C.
    Ko, C. T.
    Chang, H. H.
    Fu, H. C.
    Chiang, C. W.
    Tsai, W. L.
    [J]. 2013 8TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2013, : 323 - 326
  • [3] Flexible Connectors and PCB Segmentation for Signaling and Power Delivery in Wafer-Scale Systems
    Irwin, Randall
    Sahoo, Krutikesh
    Pal, Saptadeep
    Iyer, Subramanian S.
    [J]. IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 507 - 513
  • [4] Low-loss and broadband wafer-scale optical interposers for large-scale heterogeneous integration
    Zhang, Yichi
    Shang, Kuanping
    Zhang, Yu
    Li, Siwei
    Lin, Yi-chun
    Yoo, S. j. ben
    [J]. OPTICS EXPRESS, 2024, 32 (01): : 40 - 51
  • [5] Monolithic Integration of III-V HEMT and Si-CMOS through TSV-less 3D Wafer Stacking
    Lee, Kwang Hong
    Bao, Shuyu
    Kohen, David
    Huang, Chieh Chih
    Lee, Kenneth Eng Kian
    Fitzgerald, Eugene
    Tan, Chuan Seng
    [J]. 2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 560 - 565
  • [6] Demonstration of a Power-efficient and Cost-effective Power Delivery Architecture for Heterogeneously Integrated Wafer-scale Systems
    Ren, Haoxiang
    Sahoo, Krutikesh
    Xiang, Tianyu
    Ouyang, Guangqi
    Iyer, Subramanian S.
    [J]. 2023 IEEE 73RD ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, ECTC, 2023, : 1614 - 1621
  • [7] Ion bombardment induced formation of self-organized wafer-scale GaInP nanopillar assemblies
    Visser, Dennis
    Jaramillo-Fernandez, Juliana
    Haddad, Gabriel
    Sotomayor Torres, Clivia M.
    Anand, Srinivasan
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2020, 38 (01):
  • [8] Configurable Input-Output Power Pad for Wafer-Scale Microelectronic Systems
    Laflamme-Mayer, Nicolas
    Andre, Walder
    Valorge, Olivier
    Blaquiere, Yves
    Sawan, Mohamad
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (11) : 2024 - 2033
  • [9] Wafer-Scale W-Band Power Amplifiers Using On-Chip Antennas
    Atesal, Yusuf A.
    Cetinoneri, Berke
    Alhalabi, Ramadan A.
    Rebeiz, Gabriel M.
    [J]. 2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, : 469 - 472
  • [10] A Method of Fabricating Bump-Less Interconnects Applicable to Wafer-Scale Flip-Chip Bonding
    Yamaji, Yasuhiro
    Yokoshima, Tokihiko
    Igawa, Noboru
    Kikuchi, Katsuya
    Nakagawa, Hiroshi
    Aoyagi, Masahiro
    [J]. EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 657 - 662