Hybrid SVPWM Strategy for Diode-clamped 3H-bridge Inverter

被引:0
|
作者
ChengmeiLin [1 ]
Wang, Gongbao [1 ]
Li, Weichao [1 ]
ShixiongNie [1 ]
Wang, Guangsen [1 ]
机构
[1] Naval Univ Engn, Inst Power Elect Technol, Wuhan, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper presents a novel space vector modulation strategy for a single phase three-level neutral-point-clamped(NPC) inverter. Based on the operating principle of NPC inverter, this strategy overcomes one of the main problems of this inverter, which is the DC-link capacitors voltage unbalancing problem that appears in the neutral point under some operating conditions. The algorithm is a hybrid pulse-width modulation strategy, which based on traditional space vector pulse-width modulation (SVPWM) and virtual SVPWM (VSVPWM). The criterion is made according to the change of reference voltage, which is transited between the traditional SVPWM and the VSVPWM method. A strategy for balancing the voltages on the dc-link capacitors is also proposed and designed, which is based on a neutral point voltage balancing factor. So that the output voltage waveform is improved not only, but also the distortion of capacitor voltages is decreased. Simulation and experimental results are given to verify the correctness and validity of the proposed method.
引用
收藏
页码:3594 / 3598
页数:5
相关论文
共 50 条
  • [1] Single-Phase Hybrid Cascaded H-Bridge and Diode-Clamped Multilevel Inverter: RL Load Case
    Bugel, Kristen
    Diong, Bill
    Juleus, Quirstan
    Jacobs, MaKayla
    [J]. 2018 9TH IEEE INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS (PEDG), 2018,
  • [2] Single-phase hybrid cascaded H-bridge and diode-clamped multilevel inverter with capacitor voltage balancing
    Castillo, Richard
    Diong, Bill
    Biggers, Preston
    [J]. IET POWER ELECTRONICS, 2018, 11 (04) : 700 - 707
  • [3] Digital implementation of diode-clamped three-phase three-level SVPWM inverter
    Lin, L
    Zou, YP
    Zhang, J
    Zou, XD
    [J]. PEDS 2003 : FIFTH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND DRIVE SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1413 - 1417
  • [4] Study of SVPWM method for single-phase three-level diode-clamped inverter
    Zhang, Zhi
    Xie, Yunxiang
    Le, Jiangyuan
    Chen, Lin
    [J]. Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2010, 30 (27): : 62 - 68
  • [5] Generalized Algorithm of Reverse Mapping Based SVPWM Strategy for Diode-Clamped Multilevel Inverters
    Susheela, Nunsavath
    Kumar, Peddapalli Satish
    Sharma, Sushil Kumar
    [J]. IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2018, 54 (03) : 2425 - 2437
  • [6] Full Range Capacitor Voltage Balance PWM Strategy for Diode-Clamped Multilevel Inverter
    Wang, Jinping
    Wang, Juncan
    Xiao, Benxian
    Gui, Zaiyi
    Jiang, Weidong
    [J]. ELECTRONICS, 2020, 9 (08) : 1 - 14
  • [7] A diode-clamped multi-level inverter for the StatCom/BESS
    Cheng, Y
    Crow, ML
    [J]. 2002 IEEE POWER ENGINEERING SOCIETY WINTER MEETING, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 2002, : 470 - 475
  • [8] Diode-clamped Three-Level Dual Buck Inverter
    Zheng Jie
    Wang Chenghua
    Hong Feng
    [J]. ICEET: 2009 INTERNATIONAL CONFERENCE ON ENERGY AND ENVIRONMENT TECHNOLOGY, VOL 2, PROCEEDINGS, 2009, : 131 - 134
  • [9] Two-level Operation of a Diode-Clamped Multilevel Inverter
    Adam, Grain Philip
    Finney, Stephen Jon
    Williams, Barry Wayne
    Mohammed, Mohammed. T.
    [J]. IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE 2010), 2010, : 1137 - 1142
  • [10] A New Diode-Clamped Multilevel Inverter for Capacitor Voltage Balancing
    Shi, Shunji
    Wang, Xiangzhou
    Zheng, Shuhua
    Xia, Fei
    [J]. PROGRESS IN ELECTROMAGNETICS RESEARCH M, 2016, 52 : 181 - 190