共 50 条
- [42] A Novel Voltage Balance Circuit for Three-Level Diode-Clamped Inverter With Small Inductor [J]. 2017 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2017, : 2093 - 2099
- [43] A Novel Three-Phase Multilevel Diode-Clamped Inverter Topology with Reduced Device Count [J]. 2016 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2016,
- [45] Finite-States Model Predictive Control of a Four-Level Diode-Clamped Inverter [J]. 2008 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-10, 2008, : 2203 - +
- [46] Research on SVPWM method for five-level NEUTRAL-POINT-clamped (NPC) H-bridge inverter [J]. Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2012, 39 (04): : 42 - 47
- [47] Elimination of harmonics in a five-level diode-clamped multilevel inverter using fundamental modulation [J]. 2007 INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND DRIVE SYSTEMS, VOLS 1-4, 2007, : 1055 - +
- [48] Hybrid PWM strategy of SVPWM and VSVPWM for neutral point-clamped three-level voltage source inverter [J]. Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2009, 29 (18): : 47 - 53
- [49] Two-phase SVPWM, three-phase SVPWM and VSVPWM modulation algorithm implementation for 4-level diode-clamped converter [J]. PRZEGLAD ELEKTROTECHNICZNY, 2012, 88 (10A): : 26 - 31
- [50] A fast SVPWM algorithm for cascaded H-bridge inverter [J]. ICIC Express Letters, 2015, 9 (01): : 133 - 138