Analyzing on-chip communication in a MPSoC environment

被引：61
|
作者：
Loghi, M [1 ]
Angiolini, F [1 ]
Bertozzi, D [1 ]
Benini, L [1 ]
机构：
[1] Univ Verona, Dipartimento Informat, I-37134 Verona, Italy
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/DATE.2004.1268966
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This work focuses on communication architecture analysis for multi-processor Systems-on-Chips (MPSoCs), and it leverages a SystemC-based platform to simulate a complete multi-processor system at the cycle-accurate and signal-accurate level. These features allow to stimulate the communication sub-system with functional traffic generated by real applications running on top of a configurable number of ARM processors. This opens up the possibility for communication infrastructure exploration and for the investigation of its impact on system performance at the highest level of accuracy. Our simulation environment proved capable of a detailed comparative analysis between two industry-standard communication architectures, under realistic workloads and different system configurations, pointing out the impact of fine grained architectural mismatches on macroscopic performance differences.
引用
收藏
页码：752 / 757
页数：6
相关论文
共 50 条
  • [1] Packetized on-chip interconnect communication analysis for MPSoC
    Ye, TT
    Benini, L
    De Micheli, G
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 344 - 349
  • [2] On-Chip Communication Architecture Exploration for Processor-Pool-based MPSoC
    Joo, Young-Pyo
    Kim, Sungchan
    Ha, Soonhoi
    [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 466 - 471
  • [3] On-Chip Watchdog to Monitor RTOS Activity in MPSoC Exposed to Noisy Environment
    de Oliveira, Christofer
    Poehls, Leticia Bolzani
    Vargas, Fabian
    [J]. 2015 10TH INTERNATIONAL WORKSHOP ON THE ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS, 2015, : 61 - 66
  • [4] Energy efficient MPSoC on-chip communication bus synthesis using voltage scaling technique
    Pandey, Sujan
    Glesner, Manfred
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1735 - +
  • [5] Hybrid Communication Reconfigurable Network on Chip for MPSoC
    Liu Zheng
    Cai Jueping
    Du Ming
    Yao Lei
    Li Zan
    [J]. 2010 24TH IEEE INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS (AINA), 2010, : 356 - 361
  • [6] Robust on-chip communication
    Bose, P
    [J]. IEEE MICRO, 2006, 26 (03) : 5 - 5
  • [7] Modeling on-chip communication
    Seceleanu, T
    Plosila, J
    [J]. INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, : 89 - 92
  • [8] On-chip stochastic communication
    Dumitras, T
    Marculescu, R
    [J]. EMBEDDED SOFTWARE FOR SOC, 2003, : 373 - 386
  • [9] On-chip stochastic communication
    Dumitras, T
    Marculescu, R
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 790 - 795
  • [10] Cluster based MPSoC architecture: an on-chip message passing implementation
    Brillu, Romain
    Pillement, Sebastien
    Lemonnier, Fabrice
    Millet, Philippe
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2013, 17 (3-4) : 587 - 607
12345