Proposal of a planar 8F2 1T2C-type ferroelectric memory cell

被引：8

作者：

Yamamoto, S ^{[1
]}

Kim, HS ^{[1
]}

Ishiwara, H ^{[1
]}

机构：

[1] Tokyo Inst Technol, Frontier Collaborat Res Ctr, Midori Ku, Yokohama, Kanagawa 2268503, Japan

来源：

JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2003年 / 42卷 / 4B期

关键词：

ferroelectric random access memory (FeRAM); 1T2C-type ferroelectric memory; memory cell; memory array; highdensity integration; non-destructive data readout; data retention; ferroelectric gate field effect transistor; silicon on insulator (SOI);

D O I：

10.1143/JJAP.42.2059

中图分类号：

O59 [应用物理学];

学科分类号：

摘要：

A planar IT2C-type ferroelectric memory cell structure which has a unit cell area of 8F(2) (F : minimum feature length) has been proposed. The minimum required area of the proposed cell is half of that of the conventional structure. The basic operation of the proposed cell has been ascertained using simulation program with integrated circuit emphasis (SPICE) simulation in which the on-off ratio of the data "readout" current of about three orders of magnitude is successfully demonstrated.

引用

页码：2059 / 2062

页数：4

共 50 条

[31] Characteristics of paired Bi(4-x)LaxTi3O12 (BLT) capacitors suitable for 1T2C-type FeRAM
Koo, Bon Jae
Ishiwara, Hiroshi
Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2003, 42 (5 A): : 2660 - 2666
[32] An 8Mb 1T1C ferroelectric memory with zero cancellation and micro-granularity redundancy
Eliason, J
Madan, S
McAdams, H
Fox, G
Moise, T
Lin, CG
Schwartz, K
Gallia, J
Jabillo, E
Kraus, B
Summerfelt, S
CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 427 - 430
[33] Single-cell atlas of healthy human blood unveils age-related loss of NKG2C+GZMB-CD8+memory T cells and accumulation of type 2 memory T cells
Terekhova, Marina
Swain, Amanda
Bohacova, Pavla
Aladyeva, Ekaterina
Arthur, Laura
Laha, Anwesha
Mogilenko, Denis A.
Burdess, Samantha
Sukhov, Vladimir
Kleverov, Denis
Echalar, Barbora
Tsurinov, Petr
Chernyatchik, Roman
Husarcikova, Kamila
Artyomov, Maxim N.
IMMUNITY, 2023, 56 (12) : 2836 - 2854.e9
[34] Design and Testing of a 1T-1C Dynamic Random Access Memory Cell Utilizing a Ferroelectric Transistor
McCartney, Crystal Laws
Mitchell, Cody
Hunt, Mitchell
Ho, Fat D.
INTEGRATED FERROELECTRICS, 2014, 157 (01) : 1 - 11
[35] A 0.115μm2 8F2 DRAM working cell with LPRD(Low_Prasitic_Resistance Device) and poly metal gate Technology for Gigabit DRAM
Noh, H
Cho, W
Jeong, G
Huh, M
Ahn, J
Kim, Y
Jeong, S
Lee, S
Kim, D
Kim, H
Suh, J
Park, J
Lee, SD
Yoon, HK
2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2001, : 25 - 26
[36] New Understanding of Memory Window Reduction Induced by Ferroelectric Dynamics for HfO2-based 1T1C FeRAM
Fu, Zhiyuan
Yang, Mengxuan
Wang, Kaifeng
Huang, Qianqian
Huang, Ru
2023 SILICON NANOELECTRONICS WORKSHOP, SNW, 2023, : 55 - 56
[37] In vivo persistence of CD8 polarized T cell subsets producing type 1 or type 2 cytokines
Cerwenka, A
Carter, LL
Reome, JB
Swain, SL
Dutton, RW
JOURNAL OF IMMUNOLOGY, 1998, 161 (01): : 97 - 105
[38] 2T1D memory cell with voltage gain
Luk, WK
Dennard, RH
2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 184 - 187
[39] SoC compatible 1T1C FeRAM memory array based on ferroelectric Hf0.5Zr0.5O2
Okuno, Jun
Kunihiro, Takafumi
Konishi, Kenta
Maemura, Hideki
Shuto, Yusuke
Sugaya, Fumitaka
Materano, Monica
Ali, Tarek
Kuehnel, Kati
Seidel, Konrad
2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
[40] Crucial role of MLL for the maintenance of memory T helper type 2 cell responses
Yamashita, Masakatsu
Hirahara, Kiyoshi
Shinnakasu, Ryo
Hosokawa, Hiroyuki
Norikane, Satoko
Kimura, Motoko Y.
Hasegawa, Akihiro
Nakayama, Toshinori
IMMUNITY, 2006, 24 (05) : 611 - 622

← 1 2 3 4 5 →