共 50 条
- [1] VHDL-based simulation environment for proteo NoC [J]. SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 1 - 6
- [2] VHDL-based distributed fault simulation using savant [J]. PROCEEDINGS OF THE IEEE 1998 NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE, 1998, : 565 - 573
- [3] A VHDL-BASED ADC ON FPGA [J]. ICICI-BME: 2009 INTERNATIONAL CONFERENCE ON INSTRUMENTATION, COMMUNICATION, INFORMATION TECHNOLOGY, AND BIOMEDICAL ENGINEERING, 2009, : 306 - 308
- [4] A hybrid event-simulation/cycle-simulation environment for VHDL-based designs [J]. VHDL INTERNATIONAL USERS' FORUM, PROCEEDINGS, 1997, : 258 - 263
- [5] VHDL-based rapid system prototyping [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 14 (02): : 125 - 156
- [7] Hardware/software co-simulation in a VHDL-based test bench approach [J]. DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 774 - 779
- [8] VHDL-based behavioural description of pipeline ADCs [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 681 - 684
- [9] A VHDL-based design methodology for asynchronous circuits [J]. WSEAS Transactions on Circuits and Systems, 2010, 9 (05): : 315 - 324