System design for 3D multi-FPGA packaging

被引：0
|
作者：
Thorolfsson, Thorlindur [1 ]
Franzon, Paul D. [1 ]
机构：
[1] North Carolina State Univ, Dept Elect & Comp Engn, Raleigh, NC 27695 USA
来源：
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING | 2007年
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
3D stacking and integration can provide tremendous advantages to electronic systems. This paper explores the system-level considerations such as layout, routing and IO in the design of 3D Multi-FPGA Packaging, along with their architectural implications.
引用
收藏
页码：171 / +
页数：2
相关论文
共 50 条
  • [31] An integrated partitioning and synthesis system for dynamically reconfigurable multi-FPGA architectures
    Ouaiss, I
    Govindarajan, S
    Srinivasan, V
    Kaul, M
    Vemuri, R
    PARALLEL AND DISTRIBUTED PROCESSING, 1998, 1388 : 31 - 36
  • [32] The Implementation of a Hybrid Router and Dynamic Switching Algorithm on a Multi-FPGA System
    Shimizu, Tomoki
    Ito, Kohei
    Iizuka, Kensuke
    Hironaka, Kazuei
    Amano, Hideharu
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2022, E105D (12) : 2008 - 2018
  • [33] Demonstrating POF based optoelectronic interconnect in a multi-FPGA prototype system
    Brunfaut, M
    Meeus, W
    Dambre, J
    Bockstaele, R
    Van Campenhout, J
    Melchior, H
    Hall, J
    Neyer, A
    Heremans, P
    Van Koetsem, J
    King, R
    Thienpont, H
    Vanwassenhove, L
    Baets, R
    ECOC'01: 27TH EUROPEAN CONFERENCE ON OPTICAL COMMUNICATION, VOLS 1-6, 2001, : 298 - 299
  • [34] Resource-Aware Task Scheduling and Placement in Multi-FPGA System
    Sun, Zichang
    Zhang, Haitao
    Zhang, Zehan
    IEEE ACCESS, 2019, 7 : 163851 - 163863
  • [35] A STDM (Static Time Division Multiplexing) switch on a multi-FPGA system
    Azegami, Keita
    Musha, Kazusa
    Hironaka, Kazuei
    Ben Ahmed, Akram
    Koibuch, Michihiro
    Hu, Yao
    Amano, Hideharu
    2019 IEEE 13TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2019), 2019, : 328 - 333
  • [36] Mesh routing topologies for multi-FPGA systems
    Hauck, S
    Borriello, G
    Ebeling, C
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (03) : 400 - 408
  • [37] Design and implementation of a multi-FPGA based networks-on-chip emulation platform
    Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China
    Hunan Daxue Xuebao, 2013, 6 (64-68):
  • [38] Design of a programmable platform for the control of mobile robots based on a multi-FPGA architecture
    Guzman, Jose
    Fernandez, Gerardo
    Gutierrez, Vanessa
    2008 7TH INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, 2008, : 67 - 72
  • [39] Pharos: a Performance Monitor for Multi-FPGA Systems
    Rafii, Arzhang
    Chow, Paul
    Sun, Welson
    2021 IEEE 29TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2021), 2021, : 271 - 271
  • [40] Pipelined Multi-FPGA Genomic Data Clustering
    Wertenbroek, Rick
    Petraglio, Enrico
    Thoma, Yann
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2017, 2017, 10393 : 558 - 568
12345