Write and read-out operations of novel 1T2C-type ferroelectric memory cells with an array structure

被引:2
|
作者
Yoon, SM [1 ]
Ishiwara, H [1 ]
机构
[1] Tokyo Inst Technol, Frontier Collaborat Res Ctr, R&D Assoc Future Electron Devices, Midori Ku, Yokohama, Kanagawa 2268503, Japan
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS | 2001年 / 40卷 / 5A期
关键词
1T2C; ferroelectric memory cell; SrBi2Ta2O9; write and read-out operation;
D O I
10.1143/JJAP.40.L449
中图分类号
O59 [应用物理学];
学科分类号
摘要
We fabricated a 1T2C-type ferroelectric memory array structure with 2 x 3 cells on a silicon-on-insulator (SOI) substrate. Each cell in the array is composed of a metal-ox ide-semiconductor field-effect transistor (MOSFET) and two ferroelectric capacitors with the same area. This type of memory has unique features such as nonvolatile data storage, nondestructive data read-out, and high-density integration based on the scaling rule. It was found that binary data could be correctly stored into a selected cell of the memory array after optimizing the gate SiO2 thickness of the MOSFET. It was also found that the written data could be correctly read out with a current ratio as large as 10 for "0" and "1" data.
引用
收藏
页码:L449 / L452
页数:4
相关论文
共 50 条
  • [22] Adoption of 2T2C ferroelectric memory cells for logic operation
    Ravsher, Taras
    Mulaosmanovic, Halid
    Breyer, Evelyn T.
    Havel, Viktor
    Mikolajick, Thomas
    Slesazeck, Stefan
    2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 791 - 794
  • [23] 256KB FERROELECTRIC NONVOLATILE MEMORY TECHNOLOGY FOR 1T/1C CELL WITH 100NS READ/WRITE TIME AT 3V
    SUMI, T
    MORIWAKI, N
    NAKANE, G
    NAKAKUMA, T
    JUDAI, Y
    UEMOTO, Y
    NAGANO, Y
    HAYASHI, S
    AZUMA, M
    OTSUKI, T
    KANO, G
    CUCHIARO, JD
    SCOTT, MC
    MCMILLAN, LD
    DEARAUJO, CAP
    INTEGRATED FERROELECTRICS, 1995, 6 (1-4) : 1 - 13
  • [24] A novel 1T2UMTJ toggle MRAM with high read/write bandwidth interface
    Wang, M. C.
    Tsai, J. R.
    Hung, C. C.
    Chen, Y. S.
    Chang, C. P.
    Lin, C. S.
    Wang, C. C.
    Su, K. L.
    Lee, Y. J.
    Wang, D. Y.
    Shen, K. H.
    Tsai, M. -J.
    Kao, M. J.
    2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 128 - +
  • [25] 1T1C FeRAM Memory Array Based on Ferroelectric HZO With Capacitor Under Bitline
    Okuno, Jun
    Kunihiro, Takafumi
    Konishi, Kenta
    Materano, Monica
    Ali, Tarek
    Kuehnel, Kati
    Seidel, Konrad
    Mikolajick, Thomas
    Schroeder, Uwe
    Tsukamoto, Masanori
    Umebayashi, Taku
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2022, 10 : 29 - 34
  • [26] 1T1C FeRAM Memory Array Based on Ferroelectric HZO with Capacitor under Bitline
    Okuno, Jun
    Kunihiro, Takafumi
    Konishi, Kenta
    Materano, Monica
    Ali, Tarek
    Kuehnel, Kati
    Seidel, Konrad
    Mikolajick, Thomas
    Schroeder, Uwe
    Tsukamoto, Masanori
    Umebayashi, Taku
    IEEE Journal of the Electron Devices Society, 2022, 10 : 29 - 34
  • [27] Operation simulation of an 8F21T2C-type ferroelectric memory array with a revised data writing method
    Kim, HS
    Yamamoto, S
    Ishiwara, H
    INTEGRATED FERROELECTRICS, 2003, 56 : 1045 - 1054
  • [28] SoC compatible 1T1C FeRAM memory array based on ferroelectric Hf0.5Zr0.5O2
    Okuno, Jun
    Kunihiro, Takafumi
    Konishi, Kenta
    Maemura, Hideki
    Shuto, Yusuke
    Sugaya, Fumitaka
    Materano, Monica
    Ali, Tarek
    Kuehnel, Kati
    Seidel, Konrad
    2020 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2020,
  • [29] Electrical properties of Pt/BLT/HfSiON/Si structure for 1T-type ferroelectric memory
    Hoko, H
    Aoki, C
    Tabuchi, Y
    Tamura, T
    Maruyama, K
    Arimoto, Y
    Ishiwara, H
    INTEGRATED FERROELECTRICS, 2006, 79 (01) : 105 - 111
  • [30] Calibration of offset via bulk for low-power HfO2 based 1T1R memristive crossbar read-out system
    Mohan, C.
    Camunas-Mesa, L. A.
    Vianello, E.
    Periniolla, L.
    Reita, C.
    de la Rosa, J. M.
    Serrano-Gotarredona, T.
    Linares-Barranco, B.
    MICROELECTRONIC ENGINEERING, 2018, 198 : 35 - 47