共 50 条
- [1] SoC implementation issues for synthesizable embedded programmable logic cores [J]. PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 45 - 48
- [3] SoC integration of programmable cores [J]. INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, : 11 - 11
- [5] Parameterized FIR filtering IP cores for reusable SoC design [J]. THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 554 - +
- [6] The SOC design and implementation of digital protective relay based on IP cores [J]. POWERCON 2002: INTERNATIONAL CONFERENCE ON POWER SYSTEM TECHNOLOGY, VOLS 1-4, PROCEEDINGS, 2002, : 2580 - 2583
- [7] Opportunities and Challenges of Atom Switch for Low-power Programmable Logic [J]. NONVOLATILE MEMORIES 2, 2013, 58 (05): : 9 - 16
- [8] Low Power Methodology for Wishbone Compatible IP cores based SoC design [J]. 2017 SEMINAR ON DETECTION SYSTEMS ARCHITECTURES AND TECHNOLOGIES (DAT), 2017,
- [9] Design of the Test Architecture for IP Cores on SoC Based on IEEE 1500 Standard [J]. INFORMATION AND BUSINESS INTELLIGENCE, PT I, 2012, 267 : 86 - 94
- [10] Reconfigurable Logic for Hardware IP Protection: Opportunities and Challenges (Invited Paper) [J]. 2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,