Programmable logic IP cores in SoC design: Opportunities and challenges

被引:34
|
作者
Wilton, SJE [1 ]
Saleh, R [1 ]
机构
[1] Univ British Columbia, Dept Elect & Comp Engn, Vancouver, BC V5Z 1M9, Canada
关键词
D O I
10.1109/CICC.2001.929724
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
As SoC design enters into mainstream usage, the ability to make post-fabrication changes will become more and more attractive. This ability can be realized using programmable logic cores. These cores are like any other IP in the SoC design methodology, except that their function can be changed after fabrication. This paper outlines ways in which programmable logic cores can simplify SoC design, and describes some of the challenges that must be overcome if the use of programmable logic cores is to become a mainstream design technique.
引用
收藏
页码:63 / 66
页数:4
相关论文
共 50 条
  • [1] SoC implementation issues for synthesizable embedded programmable logic cores
    Wu, JCH
    Aken'Ova, V
    Wilton, SJE
    Saleh, R
    [J]. PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 45 - 48
  • [2] Programmable logic challenges traditional ASIC SoC designs
    Bursky, Dave
    [J]. 2002, Penton Publishing Co. (50)
  • [3] SoC integration of programmable cores
    Hoffmann, A
    Langridge, R
    Machin, D
    [J]. INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, : 11 - 11
  • [4] Design considerations for soft embedded programmable logic cores
    Wilton, SJE
    Kafafi, N
    Wu, JCH
    Bozman, KA
    Aken'Ova, VO
    Saleh, R
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (02) : 485 - 497
  • [5] Parameterized FIR filtering IP cores for reusable SoC design
    Farooq, Umar
    Saleem, Muhammad
    Jamal, Habibullah
    [J]. THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 554 - +
  • [6] The SOC design and implementation of digital protective relay based on IP cores
    Zhang, GQ
    Feng, T
    Wang, JH
    Hang, Z
    Xu, H
    Geng, YS
    Zheng, SQ
    [J]. POWERCON 2002: INTERNATIONAL CONFERENCE ON POWER SYSTEM TECHNOLOGY, VOLS 1-4, PROCEEDINGS, 2002, : 2580 - 2583
  • [7] Opportunities and Challenges of Atom Switch for Low-power Programmable Logic
    Tada, M.
    Sakamoto, T.
    Hada, H.
    [J]. NONVOLATILE MEMORIES 2, 2013, 58 (05): : 9 - 16
  • [8] Low Power Methodology for Wishbone Compatible IP cores based SoC design
    Abid, Faroudja
    Izeboudjen, Nouma
    [J]. 2017 SEMINAR ON DETECTION SYSTEMS ARCHITECTURES AND TECHNOLOGIES (DAT), 2017,
  • [9] Design of the Test Architecture for IP Cores on SoC Based on IEEE 1500 Standard
    Tan Enmin
    Wang Peng
    [J]. INFORMATION AND BUSINESS INTELLIGENCE, PT I, 2012, 267 : 86 - 94
  • [10] Reconfigurable Logic for Hardware IP Protection: Opportunities and Challenges (Invited Paper)
    Collini, Luca
    Tan, Benjamin
    Pilato, Christian
    Karri, Ramesh
    [J]. 2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,