Programmable logic challenges traditional ASIC SoC designs

被引：0
|
作者：
Bursky, Dave
机构：
来源：
| 2002年 / Penton Publishing Co.卷 / 50期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Programmable logic IP cores in SoC design: Opportunities and challenges
    Wilton, SJE
    Saleh, R
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 63 - 66
  • [2] A practical logic BIST for ASIC designs
    Sato, Y
    Sato, M
    Tsutsumida, K
    Ikeya, T
    Kawashima, M
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 457 - 457
  • [3] Adding reconfigurable logic to SOC designs
    IEEE Design and Test of Computers, 2001, 18 (04): : 65 - 71
  • [4] Adding reconfigurable logic to SOC designs
    Gupta, B
    Parviainen, JA
    Schaumont, P
    Tanurhan, Y
    Roy, K
    IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (04): : 65 - 71
  • [5] LOGIC-SYNTHESIS TOOLS SPEED ASIC DESIGNS
    CONNER, D
    EDN, 1990, 35 (19) : 97 - &
  • [6] ASIC and programmable logic join forces in new core approach
    不详
    EDN, 1998, 43 (05) : 20 - 20
  • [7] Programmable logic challenges custom chips
    Keeping, Steven
    Australian Electronics Engineering, 2002, 35 (02):
  • [8] RaceCheck: A race logic audit program for SoC designs
    Chan, Terence
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 97 - 100
  • [9] SoC implementation issues for synthesizable embedded programmable logic cores
    Wu, JCH
    Aken'Ova, V
    Wilton, SJE
    Saleh, R
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 45 - 48
  • [10] PROGRAMMABLE LOGIC SHRINKS BUS-INTERFACE DESIGNS
    SHARMA, N
    ELECTRONIC DESIGN, 1987, 35 (03) : 101 - 104
12345