Defeating Simple Power Analysis Attacks in Cache Memories

被引：0

作者：

Neagu, Madalin ^{[1
]}

Miclea, Liviu ^{[1
]}

Manich, Salvador ^{[2
]}

机构：

[1] Tech Univ Cluj Napoca, Cluj Napoca, Romania

[2] Univ Politecn Catalunya BarcelonaTech, Dept Elect Engn, Barcelona, Spain

来源：

2015 CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS) | 2015年

关键词：

Data scrambling; cache memories; cold-boot attack; self-healing memories; simple power analysis; side channel attack;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A wide range of attacks that target cache memories in secure systems have been reported in the last half decade. Cold-boot attacks can be thwarted through the recently proposed Interleaved Scrambling Technique (IST). However, side channel attacks like the Simple Power Analysis (SPA) can still circumvent this protection. Error detection and correction codes (EDC/ECC) are employed in memories to increase reliability, but they can also be used to increase the security. This paper proposes to boost the IST with an ECC code in order to create a cache resistant against SPA-attacks. The redundancy provided by the ECC code is used to create confusion by enlarging the search space where the hacker has to look for to find the secret keys.

引用

页数：6

共 50 条

[41] Proactively defeating distributed denial of service attacks
Fan, YH
Hassanein, H
Martin, P
CCECE 2003: CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, PROCEEDINGS: TOWARD A CARING AND HUMANE TECHNOLOGY, 2003, : 1047 - 1050
[42] Defeating DDoS attacks by fixing the incentive chain
Huang, Yun
Geng, Xianjun
Whinston, Andrew B.
ACM TRANSACTIONS ON INTERNET TECHNOLOGY, 2007, 7 (01)
[43] Cache memories for dataflow systems
Pennsylvania State Univ, University Park, United States
IEEE Parallel Distrib Technol, 4 (50-64):
[44] EFFICIENT SIMULATION OF CACHE MEMORIES
DWARKADAS, S
JUMP, JR
SINCLAIR, JB
1989 WINTER SIMULATION CONFERENCE PROCEEDINGS, 1989, : 1032 - 1041
[45] Cache memories for dataflow systems
Hurson, AR
Kavi, KM
Shirazi, B
Lee, B
IEEE PARALLEL & DISTRIBUTED TECHNOLOGY, 1996, 4 (04): : 50 - +
[46] Leakage Power Mitigation in Static Cache Memories Using Threshold Voltage Modulation
Mohamed, N.
Wang, Y.
Botros, N.
INNOVATIONS AND ADVANCED TECHNIQUES IN SYSTEMS, COMPUTING SCIENCES AND SOFTWARE ENGINEERING, 2008, : 370 - 375
[47] Dynamic zero-sensitivity scheme for low-power cache memories
Chang, YJ
Lai, FP
IEEE MICRO, 2005, 25 (04) : 20 - 32
[48] Analysis of countermeasures against access driven cache attacks on AES
Bloemer, Johannes
Krummel, Volker
SELECTED AREAS IN CRYPTOGRAPHY, 2007, 4876 : 96 - 109
[49] Effecive Simple-Power Analysis Attacks of Elliptic Curve Cryptography on Embedded Systems
Luo, Chao
Fei, Yunsi
Kaeli, David
2018 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) DIGEST OF TECHNICAL PAPERS, 2018,
[50] Cache Timing Attacks on Clefia
Rebeiro, Chester
Mukhopadhyay, Debdeep
Takahashi, Junko
Fukunaga, Toshinori
PROGRESS IN CRYPTOLOGY - INDOCRYPT 2009, PROCEEDINGS, 2009, 5922 : 104 - +

← 1 2 3 4 5 →