Inter-coarse-grained reconfigurable architecture reconfiguration technique for efficient pipelining of kernel-stream on coarse-grained reconfigurable architecture-based multi-core architecture

被引:4
|
作者
Kim, Yoonjin [1 ]
Joo, Hyejin [1 ]
Yoon, Sohyun [1 ]
机构
[1] Sookmyung Womens Univ, Dept Comp Sci, Seoul 140742, South Korea
关键词
reconfigurable architectures; pipeline processing; multiprocessing systems; power consumption; inter-coarse-grained reconfigurable architecture; efficient pipelining; kernel stream; multicore architecture; kernel-level parallelism; energy consumption; performance bottleneck; resource utilisation; ring-based sharing fabric;
D O I
10.1049/iet-cds.2015.0047
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Coarse-grained reconfigurable architecture (CGRA)-based multi-core architecture aims at achieving high performance by kernel-level parallelism (KLP). However, the existing CGRA-based multi-core architectures suffer from high energy consumption and performance bottleneck when trying to exploit the KLP because of poor resource utilisation caused by insufficient flexibility. In this study, the authors propose a new ring-based sharing fabric (RSF) to boost their flexibility level for the efficient resource utilisation focusing on the kernel-stream type of the KLP. In addition, they introduce a novel inter-CGRA reconfiguration technique for the efficient pipelining of kernel-stream based on the RSF. Experimental results show that the proposed approaches improve performance by up to 88.8% and reduce energy by up to 48.2% when compared with the conventional CGRA-based multi-core architectures.
引用
收藏
页码:251 / 265
页数:15
相关论文
共 50 条
  • [1] Low Power Reconfiguration Technique for Coarse-Grained Reconfigurable Architecture
    Kim, Yoonjin
    Mahapatra, Rabi N.
    Park, Ilhyun
    Choi, Kiyoung
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (05) : 593 - 603
  • [2] Efficient AES cipher on coarse-grained reconfigurable architecture
    Wang, Chao
    Cao, Peng
    Yang, Jun
    [J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (11):
  • [3] A coarse-grained reconfigurable computing architecture with loop self-pipelining
    DOU YongWU GuiMingXU JinHui ZHOU XingMing National Laboratory for Parallel Distributed ProcessingNational University of Defense TechnologyChangsha China
    [J]. ScienceinChina(SeriesF:InformationSciences), 2009, 52 (04) : 575 - 587
  • [4] Reusable context pipelining for low power coarse-grained reconfigurable architecture
    Kim, Yoonjin
    Mahapatra, Rabi N.
    [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 3379 - 3386
  • [6] A coarse-grained reconfigurable computing architecture with loop self-pipelining
    Yong Dou
    GuiMing Wu
    JinHui Xu
    XingMing Zhou
    [J]. Science in China Series F: Information Sciences, 2009, 52 : 575 - 587
  • [7] The implementation of a coarse-grained reconfigurable architecture with loop self-pipelining
    Dou, Yong
    Xu, Jinhui
    Wu, Guiming
    [J]. RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2007, 4419 : 155 - +
  • [8] A coarse-grained reconfigurable computing architecture with loop self-pipelining
    Dou Yong
    Wu GuiMing
    Xu JinHui
    Zhou XingMing
    [J]. SCIENCE IN CHINA SERIES F-INFORMATION SCIENCES, 2009, 52 (04): : 575 - 587
  • [9] A Coarse-Grained Reconfigurable Architecture for a PRET Machine
    Siqueira, Hadley
    Kreutz, Marcio
    [J]. 2018 VIII BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC 2018), 2018, : 237 - 242
  • [10] Coarse-Grained Reconfigurable Computing with the Versat Architecture
    Lopes, Joao D.
    Vestias, Mario P.
    Duarte, Rui Policarpo
    Neto, Horacio C.
    de Sousa, Jose T.
    [J]. ELECTRONICS, 2021, 10 (06) : 1 - 23