Inter-coarse-grained reconfigurable architecture reconfiguration technique for efficient pipelining of kernel-stream on coarse-grained reconfigurable architecture-based multi-core architecture

被引:4
|
作者
Kim, Yoonjin [1 ]
Joo, Hyejin [1 ]
Yoon, Sohyun [1 ]
机构
[1] Sookmyung Womens Univ, Dept Comp Sci, Seoul 140742, South Korea
关键词
reconfigurable architectures; pipeline processing; multiprocessing systems; power consumption; inter-coarse-grained reconfigurable architecture; efficient pipelining; kernel stream; multicore architecture; kernel-level parallelism; energy consumption; performance bottleneck; resource utilisation; ring-based sharing fabric;
D O I
10.1049/iet-cds.2015.0047
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Coarse-grained reconfigurable architecture (CGRA)-based multi-core architecture aims at achieving high performance by kernel-level parallelism (KLP). However, the existing CGRA-based multi-core architectures suffer from high energy consumption and performance bottleneck when trying to exploit the KLP because of poor resource utilisation caused by insufficient flexibility. In this study, the authors propose a new ring-based sharing fabric (RSF) to boost their flexibility level for the efficient resource utilisation focusing on the kernel-stream type of the KLP. In addition, they introduce a novel inter-CGRA reconfiguration technique for the efficient pipelining of kernel-stream based on the RSF. Experimental results show that the proposed approaches improve performance by up to 88.8% and reduce energy by up to 48.2% when compared with the conventional CGRA-based multi-core architectures.
引用
下载
收藏
页码:251 / 265
页数:15
相关论文
共 50 条
  • [41] Efficient Scheduling Mapping Algorithm for Row Parallel Coarse-Grained Reconfigurable Architecture
    Naijin Chen
    Zhen Wang
    Ruixiang He
    Jianhui Jiang
    Fei Cheng
    Chenghao Han
    Tsinghua Science and Technology, 2021, 26 (05) : 724 - 735
  • [42] Efficient Scheduling Mapping Algorithm for Row Parallel Coarse-Grained Reconfigurable Architecture
    Chen, Naijin
    Wang, Zhen
    He, Ruixiang
    Jiang, Jianhui
    Cheng, Fei
    Han, Chenghao
    TSINGHUA SCIENCE AND TECHNOLOGY, 2021, 26 (05) : 724 - 735
  • [43] A flexible and energy-efficient coarse-grained reconfigurable architecture for mobile systems
    Heysters, P
    Smit, G
    Molenkamp, E
    JOURNAL OF SUPERCOMPUTING, 2003, 26 (03): : 283 - 308
  • [44] A Flexible and Energy-Efficient Coarse-Grained Reconfigurable Architecture for Mobile Systems
    Paul Heysters
    Gerard Smit
    Egbert Molenkamp
    The Journal of Supercomputing, 2003, 26 : 283 - 308
  • [45] Customizable Coarse-grained Energy-efficient Reconfigurable Packet Processing Architecture
    Badawi, Mohammad
    Hemani, Ahmed
    Lu, Zhonghai
    PROCEEDINGS OF THE 2014 IEEE 25TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2014), 2014, : 30 - 35
  • [46] POWER-EFFICIENT CONFIGURATION CACHE STRUCTURE FOR COARSE-GRAINED RECONFIGURABLE ARCHITECTURE
    Kim, Yoonjin
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2013, 22 (03)
  • [47] Design Space Exploration for Efficient Resource Utilization in Coarse-Grained Reconfigurable Architecture
    Kim, Yoonjin
    Mahapatra, Rabi N.
    Choi, Kiyoung
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (10) : 1471 - 1482
  • [48] Loop self-pipelining onto coarse-grained reconfigurable architecture for embedded media optimization
    Wang, Dawei
    Li, Sikun
    Dou, Yong
    Journal of Information and Computational Science, 2008, 5 (06): : 2422 - 2432
  • [49] MT-ADRES: multi-threading on coarse-grained reconfigurable architecture
    Wu, Kehuai
    Kanstein, Andreas
    Madsen, Jan
    Berekovic, Mladen
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (07) : 761 - 776
  • [50] A fine-grained/coarse-grained heterogeneous reconfigurable DSP architecture based on parallel processing
    Yang, Y
    Mao, ZG
    Lai, FC
    PROCEEDINGS OF THE SECOND INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION SCIENCE AND TECHNOLOGY, VOL 3, 2002, : 558 - 562