共 50 条
- [21] DPA on faulty cryptographic hardware and countermeasures [J]. FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY, PROCEEDINGS, 2006, 4236 : 211 - 222
- [22] Hardware Implementation of Ultralightweight Cryptographic Protocols [J]. 2015 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND SECURITY (ICCCS), 2015,
- [23] Cryptographic Hardware & Embedded Systems for Communications [J]. 2012 IEEE FIRST AESS EUROPEAN CONFERENCE ON SATELLITE TELECOMMUNICATIONS (ESTEL), 2012,
- [25] A new reversible logic gate and its applications [J]. ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 480 - 484
- [26] Tamper-resistant cryptographic hardware [J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (02): : 1 - 13
- [27] A new heuristic algorithm for reversible logic synthesis [J]. 41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 834 - 837
- [28] On the Synthesis of Attack Tolerant Cryptographic Hardware [J]. PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 286 - 291
- [29] Hardware Trojans in Wireless Cryptographic ICs [J]. IEEE DESIGN & TEST OF COMPUTERS, 2010, 27 (01): : 26 - 35
- [30] A New Security Proof of Practical Cryptographic Devices Based on Hardware, Software and Protocols [J]. INFORMATION SECURITY PRACTICE AND EXPERIENCE, 2011, 6672 : 386 - 400