Applied's new mask etcher carves a niche at 45nm

被引：0
|
作者：
不详
机构：
来源：
SOLID STATE TECHNOLOGY | 2007年 / 50卷 / 08期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：20 / +
页数：3
相关论文
共 50 条
  • [41] Enhanced stress proximity technique with recessed S/D to improve device performance at 45nm and beyond
    Tan, S. S.
    Fang, S.
    Yuan, J.
    Zhao, L.
    Lee, Y. M.
    Kim, J. J.
    Robinson, R.
    Yan, J.
    Park, J.
    Belyansky, M.
    Li, J.
    Stierstorfer, R.
    Kim, S. D.
    Rovedo, N.
    Shang, H.
    Ng, H.
    Li, Y.
    Sudijono, J.
    Quek, E.
    Chu, S.
    Divakaruni, R.
    Iyer, S.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 122 - 123
  • [42] Symmetrical 45nm PMOS on (110) substrate with excellent S/D extension distribution and mobility enhancement
    Hwang, JR
    Ho, JH
    Liu, YC
    Shen, JJ
    Chen, WJ
    Chen, DF
    Liao, WS
    Hsieh, YS
    Lin, WM
    Hsu, CH
    Lin, HS
    Lu, MF
    Kuo, A
    Huang-Lu, S
    Tang, H
    Chen, D
    Shiau, WT
    Liao, KY
    Sun, SW
    2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 90 - 91
  • [43] New slit scan developer system for advanced 45-nm mask making
    Wang, S
    Miyazaki, S
    Kozuma, M
    Photomask and Next-Generation Lithography Mask Technology XII, Pts 1 and 2, 2005, 5853 : 438 - 444
  • [44] Integrated photomask defect printability check, mask repair and repair validation procedure for phase-shifting masks for the 45nm node and beyond
    Ehrlich, Christian
    Buttgereit, Ute
    Boehm, Klaus
    Scheruebl, Thomas
    Edinger, Klaus
    Bret, Tristan
    PHOTOMASK TECHNOLOGY 2007, PTS 1-3, 2007, 6730
  • [45] A 40-Gb/s Optical Transceiver Front-end in 45nm SOI CMOS Technology
    Kim, Joohwa
    Buckwalter, James F.
    IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
  • [46] A new architecture of Thermometer to Binary code encoder for 4 - bit FLASH ADC in 45nm CMOS process
    Sam, D. S. Shylu
    Paul, P. Sam
    Reddy, Golamari Kiran Kumar
    Manideep, Nagothu
    Venkatesh, Nethikuntla Chakali
    Manideep, Pulikonda Durga Sai
    PRZEGLAD ELEKTROTECHNICZNY, 2023, 99 (11): : 188 - 191
  • [47] 应用材料推出45nm光掩膜刻蚀技术设备——Applied Centura Tetra III系统
    电子与电脑, 2007, (05) : 56 - 56
  • [48] Defect Criticality Index (DCI): A new methodology to significantly improve DOI sampling rate in a 45nm production environment
    Sato, Yoshiyuki
    Yamada, Yasuyuki
    Kaga, Yasuhiro
    Yamazaki, Yuuichiro
    Aoki, Masami
    Tsui, David
    Young, Chris
    Chang, Ellis
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXII, PTS 1 AND 2, 2008, 6922 (1-2):
  • [49] Metallization materials and processes beyond 45nm node: Challenges and new solutions for barrier deposition, copper seeding and capping
    Haumesser, Paul-Henri
    Roule, Anne
    Olivier, Segolene
    Decorps, Tifenn
    Mourier, Thierry
    Besling, Wim
    Gosset, Laurent
    Guillan, Julie
    Gras, Raphaeel
    Chhun, Sonarith
    Passemard, Gerard
    Torres, Joaquin
    ADVANCED METALLIZATION CONFERENCE 2006 (AMC 2006), 2007, : 155 - 161
  • [50] Design of a power-efficient Kogge-Stone adder by exploring new OR gate in 45nm CMOS process
    John, Vimukth
    Sam, Shylu
    Radha, S.
    Paul, P. Sam
    Samuel, Joel
    CIRCUIT WORLD, 2020, 46 (04) : 257 - 269
12345