High-Performance 90-nm Dual-Gate nMOSFETs With Field-Plate Technology

被引:1
|
作者
Fu, Jeffrey S. [1 ]
Chiu, Hsien-Chin [1 ]
Ke, Po-Yu [1 ]
Chen, Ting-Huei [1 ]
Feng, Wu-Shiung [1 ]
机构
[1] Chang Gung Univ, Dept Elect Engn, Kwei Shan 333, Taiwan
关键词
Dual gate; field plate (FP); f(MAX); low-frequency noise; power density; 90-nm nMOS; NOISE; TRANSISTORS;
D O I
10.1109/LED.2010.2102738
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this letter, high-performance 90-nm dual-gate nMOSFETs with field-plate (FP) metal were demonstrated for high-power and low-frequency noise device applications. The proposed dual-gate nMOSFETs with FP metals had a higher maximum oscillation frequency (f(MAX)), a lower noise power spectral density, and a higher output power (P(out)) than traditional dual-gate architecture. These improvements were obtained because two extra FP-induced depletion regions were present, and the total electrical field was suppressed, yielding high output resistance and higher output power. These FP-induced depletion regions also pushed the carriers into deeper channels and reduced the number of opportunities for carriers to be trapped by surface states between gate and drain terminals. Based on the dependence of the normalized noise power spectral density (SID/I(D)(2)) on the gate voltage, the FP dual gate had a low noise power spectral density and a low range of Hooge factors at high current.
引用
收藏
页码:291 / 293
页数:3
相关论文
共 50 条
  • [1] High-performance dual-gate carbon nanotube FETs with 40-nm gate length
    Lin, YM
    Appenzeller, J
    Chen, ZH
    Chen, ZG
    Cheng, HM
    Avouris, P
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (11) : 823 - 825
  • [2] High-performance dual-gate graphene pH sensors
    Le, Son T.
    Cho, Seulki
    Zaslavsky, Alexander
    Richter, Curt A.
    Balijepalli, Arvind K.
    APPLIED PHYSICS LETTERS, 2022, 120 (26)
  • [3] High-Performance SLS Nanowire TFTs With Dual-Gate Structure
    Kang, Tsung-Kuei
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (07) : 2276 - 2281
  • [4] HIGH-PERFORMANCE CHARACTERISTICS IN TRENCH DUAL-GATE MOSFET (TDMOS)
    MIZUNO, T
    SAITOH, Y
    SAWADA, S
    SHINOZAKI, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (09) : 2121 - 2127
  • [5] Enhancing Performance of Dual-Gate FinFET with High-K Gate Dielectric Materials in 5 nm Technology: A Simulation Study
    Rao, M. V. Ganeswara
    Ramanjaneyulu, N.
    Pydi, Balamurali
    Soma, Umamaheshwar
    Babu, K. Rajesh
    Prasad, Satti Harichandra
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2023, 24 (06) : 557 - 569
  • [6] Enhancing Performance of Dual-Gate FinFET with High-K Gate Dielectric Materials in 5 nm Technology: A Simulation Study
    M. V. Ganeswara Rao
    N. Ramanjaneyulu
    Balamurali Pydi
    Umamaheshwar Soma
    K. Rajesh Babu
    Satti Harichandra Prasad
    Transactions on Electrical and Electronic Materials, 2023, 24 : 557 - 569
  • [7] Tunable Linearity of High-Performance Vertical Dual-Gate vdW Phototransistors
    Xu, Jinpeng
    Luo, Xiaoguang
    Hu, Siqi
    Zhang, Xi
    Mei, Dong
    Liu, Fan
    Han, Nannan
    Liu, Dan
    Gan, Xuetao
    Cheng, Yingchun
    Huang, Wei
    ADVANCED MATERIALS, 2021, 33 (15)
  • [8] High-Performance Dual-Gate Transistors Based on Aligned Carbon Nanotubes
    Lv, Jinshuai
    Shen, Zizhuo
    Meng, Dehuan
    Peng, Lian-Mao
    Qiu, Chenguang
    ACS APPLIED MATERIALS & INTERFACES, 2024, 16 (43) : 58864 - 58871
  • [9] A Ka-band VCO with low phase noise and wide tuning range using a 90-nm dual-gate device
    Chou, Min-Li
    Chiu, Hsien-Chin
    Huang, Fan-Hsiu
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2016, 58 (03) : 502 - 505
  • [10] HIGH-PERFORMANCE DUAL-GATE CMOS UTILIZING A NOVEL SELF-ALIGNED POCKET IMPLANTATION (SPI) TECHNOLOGY
    HORI, A
    SEGAWA, M
    KAMEYAMA, S
    YASUHIRA, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (09) : 1675 - 1681