共 50 条
- [21] An optical interference model to analyze interferometry endpoint signal for process control of polysilicon gate etch 2004 SEMICONDUCTOR MANUFACTURING TECHNOLOGY WORKSHOP PROCEEDINGS, 2004, : 111 - 114
- [22] Precise control and resizing of polysilicon gate length by hard-mask etching JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (10): : 5519 - 5525
- [23] Precise control and resizing of polysilicon gate length by hard-mask etching Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1998, 37 (10): : 5519 - 5525
- [24] Gate dielectric metrology using advanced TEM measurements CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY 2000, INTERNATIONAL CONFERENCE, 2001, 550 : 500 - 505
- [25] An overview of CD metrology for advanced CMOS process development CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 1998, 449 : 491 - 501
- [27] A systems approach to gate CD control: metrology, throughput, and OEE 1997 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING CONFERENCE PROCEEDINGS, 1997, : B53 - B57
- [29] Integrated ODP Metrology Matching To Reference Metrology For Lithography Process Control FRONTIERS OF CHARACTERIZATION AND METROLOGY FOR NANOELECTRONICS: 2009, 2009, 1173 : 349 - +
- [30] Integrated scatterometry in high volume manufacturing for polysilicon gate etch control METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XX, PTS 1 AND 2, 2006, 6152