共 50 条
- [1] On-Chip Power Noise Measurements of High-Frequency CMOS Digital Circuits 2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 198 - 201
- [4] A robust CMOS logic technique for building high frequency circuits with efficient pipelining TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 168 - 172
- [5] WELDING WITH HIGH-FREQUENCY SQUARE-WAVE AC ARCS IEE PROCEEDINGS-A-SCIENCE MEASUREMENT AND TECHNOLOGY, 1990, 137 (04): : 193 - 198
- [8] An approach to predicting dynamic power dissipation of coupled interconnect network in dynamic CMOS logic circuits SCIENCE IN CHINA SERIES F, 2002, 45 (04): : 286 - 298
- [10] An approach to predicting dynamic power dissipation of coupled interconnect network in dynamic CMOS logic circuits Science in China Series F: Information Sciences, 2002, 45 (4): : 286 - 298