On EMI noise coupled into CMOS logic circuits by a high frequency AC power bus carrying square wave

被引:0
|
作者
Anthony, S [1 ]
Luo, SG [1 ]
Wu, T [1 ]
Batarseh, I [1 ]
机构
[1] Univ Cent Florida, Sch Elect Engn & Comp Sci, Orlando, FL 32816 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The importance of this research lies in the fact that future IC integration will include not only digital and analog circuits but also power electronic circuits and the influence of EMI noise Induced by the power electronic circuits on digital and analog circuits becomes crucial in overall system design. EMI noise coupled into CMOS logic circuits by a high frequency AC bus carrying square wave has been studied. Parasitics have been extracted using the finite element method incorporated in the parameter extraction software package Ansoft SI3D. The influences of the permittivity of PCB materials, the separation between the AC power bus and logic bus, and the operation frequencies on EMI noise are especially investigated.
引用
收藏
页码:884 / 886
页数:3
相关论文
共 50 条
  • [1] On-Chip Power Noise Measurements of High-Frequency CMOS Digital Circuits
    Matsuno, Tetsuro
    Nagata, Makoto
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 198 - 201
  • [2] High performance low power CMOS dynamic logic for arithmetic circuits
    Navarro-Botello, Victor
    Montiel-Nelson, Juan A.
    Nooshabadi, Saeid
    MICROELECTRONICS JOURNAL, 2007, 38 (4-5) : 482 - 488
  • [3] Noise Margin, Delay, and Power Model for Pseudo-CMOS TFT Logic Circuits
    Zhao, Qinghang
    Sun, Wenyu
    Zhao, Jiaqing
    Feng, Linrun
    Xu, Xiaoli
    Liu, Wenjiang
    Guo, Xiaojun
    Liu, Yongpan
    Yang, Huazhong
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (06) : 2635 - 2642
  • [4] A robust CMOS logic technique for building high frequency circuits with efficient pipelining
    Gayles, E
    Acken, K
    Owens, RM
    Irwin, MJ
    TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 168 - 172
  • [5] WELDING WITH HIGH-FREQUENCY SQUARE-WAVE AC ARCS
    ZENG, XM
    LUCAS, J
    REN, YY
    PARKER, AB
    IEE PROCEEDINGS-A-SCIENCE MEASUREMENT AND TECHNOLOGY, 1990, 137 (04): : 193 - 198
  • [6] CMOS DIGITAL CIRCUITS CONTROL HIGH-POWER AC LOADS DIRECTLY
    不详
    CONTROL ENGINEERING, 1976, 23 (03) : 26 - 26
  • [7] Emulation of high-frequency substrate noise generation in CMOS digital circuits
    Shimazaki, Shunsuke
    Taga, Shota
    Makita, Tetsuya
    Azuma, Naoya
    Miura, Noriyuki
    Nagata, Makoto
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2014, 53 (04)
  • [8] An approach to predicting dynamic power dissipation of coupled interconnect network in dynamic CMOS logic circuits
    Huang, G
    Yang, HZ
    Luo, R
    Wang, H
    SCIENCE IN CHINA SERIES F, 2002, 45 (04): : 286 - 298
  • [9] An approach to predicting dynamic power dissipation of coupled interconnect network in dynamic CMOS logic circuits
    黄刚
    杨华中
    罗嵘
    汪蕙
    ScienceinChina(SeriesF:InformationSciences), 2002, (04) : 286 - 298
  • [10] An approach to predicting dynamic power dissipation of coupled interconnect network in dynamic CMOS logic circuits
    Gang Huang
    Huazhong Yang
    Rong Luo
    Hui Wang
    Science in China Series F: Information Sciences, 2002, 45 (4): : 286 - 298