An 8.2-to-10.3Gb/s Full-Rate Linear Reference-less CDR Without Frequency Detector in 0.18μm CMOS

被引：0
|
作者：
Huang, Sui [1 ]
Cao, Jun [2 ]
Green, Michael M. [1 ]
机构：
[1] Univ Calif Irvine, Irvine, CA 92697 USA
[2] Broadcom, Irvine, CA USA
来源：
2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC) | 2014年 / 57卷
关键词：
CLOCK; PHASE;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：152 / +
页数：3
相关论文
共 50 条
  • [31] A 1.68-23.2 Gb/s Reference-Less Half-Rate Receiver with an ISI-Tolerant Unlimited Range Frequency Detector
    Huang, Yu-Ping
    Chang, Yi-Wei
    Chen, Wei-Zen
    IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC 2021), 2021,
  • [32] A 1.68-23.2-Gb/s Reference-Less Half-Rate Receiver With an ISI-Tolerant Unlimited Range Frequency Detector
    Huang, Yu-Ping
    Chang, Yi-Wei
    Chen, Wei-Zen
    IEEE SOLID-STATE CIRCUITS LETTERS, 2022, 5 : 186 - 189
  • [33] 5 Gb/s 2:1 fully-integrated full-rate multiplexer with on-chip clock generation circuit in 0.18-μm CMOS
    Shi, Si
    Wang, Zhigong
    Zhang, Changchun
    Miao, Peng
    Tang, Lu
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 72 (02) : 469 - 480
  • [34] 5 Gb/s 2:1 fully-integrated full-rate multiplexer with on-chip clock generation circuit in 0.18-μm CMOS
    Si Shi
    Zhigong Wang
    Changchun Zhang
    Peng Miao
    Lu Tang
    Analog Integrated Circuits and Signal Processing, 2012, 72 : 469 - 480
  • [35] A 10-Gb/s CMOS CDR and DEMUX IC with a quarter-rate linear phase detector
    Byun, Sangjin
    Lee, Jyung Chan
    Shim, Jae Hoon
    Kim, Kwangjoon
    Yu, Hyun-Kyu
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (11) : 2566 - 2576
  • [36] A 20-Gb/s Full-Rate Linear Clock and Data Recovery Circuit With Automatic Frequency Acquisition
    Lee, Jri
    Wu, Ke-Chung
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (12) : 3590 - 3602
  • [37] A Low-Jitter Full-Rate 25-Gb/s CDR for 100-Gb/s Optical Interconnects in 0.13-m SiGe BiCMOS
    Zhang, Zhen
    Chen, Yingmei
    Li, Jiquan
    Wang, Hui
    Gao, Chenyang
    FIBER AND INTEGRATED OPTICS, 2017, 36 (4-5) : 172 - 180
  • [38] A Full-Rate 40 Gb/s Clock and Data Recovery with Resonator-Based Frequency-Doubling Mechanism in 0.13-μm CMOS
    Chong, Joseph
    Ha, Dong Sam
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1438 - 1441
  • [39] A 14.7-20-Gb/s Reference-Less Baud-rate CDR Circuit with One-Tap DFE and Time-Interpolation
    Chou, Po-Yuan
    Liu, Shen-Iuan
    2024 INTERNATIONAL VLSI SYMPOSIUM ON TECHNOLOGY, SYSTEMS AND APPLICATIONS, VLSI TSA, 2024,
  • [40] 8-10 Gbit/s full synthesised continuous-half-rate reference-less all-digital CDR with sub-harmonic frequency extraction
    Yu, C.
    Lee, D.
    Park, H.
    Jin, S.
    Ahn, G. -C.
    Burm, J.
    ELECTRONICS LETTERS, 2018, 54 (20) : 1156 - 1157
12345