Low-voltage CMOS analogue four quadrant multiplier based on flipped voltage followers

被引：11
|
作者：
Ramirez-Angulo, J [1 ]
Thoutam, S
López-Martin, A
Carvajal, RG
机构：
[1] New Mexico State Univ, Klipsch Sch Elect & Comp Engn, Las Cruces, NM 88003 USA
[2] Univ Publ Navarra, Dept Ingn Elect & Elect, Pamplona, Spain
[3] Univ Sevilla, Escuela Super Ingn, Dept Ingn Elect, Seville, Spain
来源：
ELECTRONICS LETTERS | 2003年 / 39卷 / 25期
关键词：
D O I：
10.1049/el:20031149
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A compact CMOS low-voltage analogue four quadrant transconductance multiplier based on flipped voltage followers and transistors operating in triode mode is introduced and experimentally verified. The circuit features high bandwidth, low distortion, and operates with a single supply voltage of 1.5 V in a 0.5 mum CMOS technology.
引用
收藏
页码：1771 / 1772
页数：2
相关论文
共 50 条
  • [31] Low-voltage CMOS multiplier for RF applications
    [J]. Debono, Carl James, 2000, IEEE, Piscataway, NJ, United States
  • [32] A low-voltage CMOS multiplier for RF applications
    Debono, CJ
    Maloberti, F
    Micallef, J
    [J]. ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 225 - 227
  • [33] Design of low voltage four-quadrant analogue multiplier using neuron MOS transistor
    Guan, Hui
    Tang, Yusheng
    [J]. Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2000, 20 (02): : 144 - 151
  • [34] A simple architecture of low voltage GHz BiCMOS four-quadrant analogue multiplier using complementary voltage follower
    Li, SC
    Chien, R
    Chien, J
    Lin, KL
    [J]. PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 13 - 18
  • [35] Simple architecture of low voltage GHz BiCMOS four-quadrant analogue multiplier using complementary voltage follower
    Natl Yunlin Univ of Science and, Technology, Touliu, Taiwan
    [J]. Proc Asia South Pac Des Autom Conf, (13-18):
  • [36] Low-voltage low-power wideband CMOS current conveyors based on the flipped voltage follower
    Lopez-Martin, AJ
    Ramirez-Angulo, J
    Carvajal, RG
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 801 - 804
  • [37] Low-Voltage low-Power Four-Quadrant Analog Multiplier In Current-Mode
    Aloui, Imen
    Hassen, Nejib
    Besbes, Kamel
    [J]. 2017 18TH INTERNATIONAL CONFERENCE ON SCIENCES AND TECHNIQUES OF AUTOMATIC CONTROL AND COMPUTER ENGINEERING (STA), 2017, : 163 - 167
  • [38] Low voltage low power CMOS four-quadrant analog multiplier for neural network applications
    Colli, G
    Montecchi, F
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 1, 1996, : 496 - 499
  • [39] Low-voltage BiCMOS four-quadrant multiplier using triode-region transistors
    Liu, SI
    Lee, JL
    Chang, CC
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1999, 46 (07): : 861 - 864
  • [40] Low-voltage MOS linear transconductor/squarer and four-quadrant multiplier for analog VLSI
    Demosthenous, A
    Panovic, M
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (09) : 1721 - 1731
12345