Investigation of Work Function Variation Induced by Metal Gate and Process Variation Effect in 3D Stacked Nanowire FET Devices

被引:0
|
作者
Ko, Kyul [1 ,2 ]
Son, Dokyun [1 ,2 ]
Woo, Changbeom [1 ,2 ]
Kang, Myounggon [3 ]
Shin, Hyungcheol [1 ,2 ]
机构
[1] Seoul Natl Univ, Inter Univ Semicond Res Ctr ISRC, Seoul 151744, South Korea
[2] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul 151744, South Korea
[3] Korea Natl Univ Transportat, Dept Elect Engn, Chungju City 380702, South Korea
关键词
Work Function Variation (WFV); Threshold Voltage Variation; Single Nanowire FET 3D Stacked Nanowire FET; Process Variation Effect (PVE);
D O I
10.1166/jnn.2017.14758
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
In this work, the work function variation (WFV) and process variation effect (PVE) on 5 nm node gate-all-around (GAA) silicon 3D stacked nanowire field-effect transistor (NWFET) devices are studied through technology computer-aided design (TCAD) simulations. The WFV effect on 3D stacked NWFETs leads to stronger immunity compared to the same effect on single NWFETs. On the other hand, the 3D stacked NWFET is significantly affected when each stack is varied due to PVE. As the PVE becomes increasingly more serious, it is important to analyze the degree of variability of each stack in a NWFET. In addition, we closely investigate the WFV effect and device an accurate guideline with regard to the NW diameters of single and 3D stacked NWFETs affected by the PVE.
引用
收藏
页码:7115 / 7120
页数:6
相关论文
共 50 条
  • [41] Impact of Gate Length and Doping Variation on the DC and Analog/RF Performance of sub - 3nm Stacked Si Gate-All-Around Nanosheet FET
    Nisha Yadav
    Sunil Jadav
    Gaurav Saini
    Silicon, 2023, 15 : 217 - 228
  • [42] EFFECT OF PROCESS PARAMETER VARIATION ON f(t) IN CONVENTIONAL AND JUNCTIONLESS GATE-ALL-AROUND DEVICES
    Lakshmi, B.
    Srinivasan, R.
    JOURNAL OF ENGINEERING SCIENCE AND TECHNOLOGY, 2015, 10 (08): : 994 - 1008
  • [43] 3-D Self-Aligned Stacked Ge Nanowires Complementary FET Featuring Single Gate Simple Process
    Lin, Yi-Wen
    Chen, Bo-An
    Huang, Kai-Wei
    Chen, Bo-Xu
    Luo, Guang-Li
    Wu, Yung-Chun
    Hou, Fu-Ju
    IEEE ELECTRON DEVICE LETTERS, 2024, 45 (10) : 2013 - 2016
  • [44] Investigation of Independent Gate Operation in Junctionless Silicon Nanotube FET using 3D Numerical Simulations
    Ambika, R.
    Srinivasan, R.
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2017, : 2406 - 2409
  • [45] TCAD-Based RF performance prediction and process optimization of 3D monolithically stacked complementary FET
    Chang, Shu-Wei
    Chou, Jia-Hon
    Lee, Wen-Hsi
    Lee, Yao-Jen
    Lu, Darsen D.
    SOLID-STATE ELECTRONICS, 2023, 201
  • [46] Investigation of Liquid Metal and FDM 3D Printed Microwave Devices
    Chan, K. Y.
    Li, X.
    Ramer, R.
    CAS 2018 PROCEEDINGS: 2018 INTERNATIONAL SEMICONDUCTOR CONFERENCE, 2018, : 93 - 96
  • [47] Dependence of metal gate work function variation for various ferroelectric thickness on electrical parameters in NC-FinFET
    Saha, Rajesh
    Bhowmick, Brinda
    Baishya, Srimanta
    FERROELECTRICS, 2021, 570 (01) : 67 - 76
  • [48] A Physical Model for Work-Function Variation in Ultra-Short Channel Metal-Gate MOSFETs
    Rasouli, Seid Hadi
    Xu, Chuan
    Singh, Navab
    Banerjee, Kaustav
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (11) : 1507 - 1509
  • [49] Analysis on DC and RF/Analog Performance in Multifin-FinFET for Wide Variation in Work Function of Metal Gate
    Hirpara, Yash
    Saha, Rajesh
    SILICON, 2021, 13 (01) : 73 - 77
  • [50] Analysis on DC and RF/Analog Performance in Multifin-FinFET for Wide Variation in Work Function of Metal Gate
    Yash Hirpara
    Rajesh Saha
    Silicon, 2021, 13 : 73 - 77