Combined Optimization of Neural Network Fault Diagnosis Methods for Analog Circuits on Ships

被引:2
|
作者
Guo, Sumin [1 ]
Li, Hongyu [1 ]
Wu, Bo [2 ]
Zhou, Jingyu [2 ]
Su, Chunjian [1 ]
Guan, Chao [1 ]
机构
[1] Shandong Univ Sci & Technol, Coll Mech & Elect Engn, Qingdao 266590, Peoples R China
[2] China Elect Technol Grp Corp, 41 Res Inst, Qingdao 266555, Peoples R China
关键词
Analog circuit; fault diagnosis; neural network; statistical hypothesis; combination optimization;
D O I
10.2112/SI99-023.1
中图分类号
X [环境科学、安全科学];
学科分类号
08 ; 0830 ;
摘要
With increasing automation, electronic systems are becoming more widely used on ships. When electronic systems fail, it will greatly affect the safety of ship operation or even cause catastrophic accidents. Therefore, it is necessary to diagnose a circuit fault in order to repair the equipment in time. In electronic systems, more than 80% of the faults come from analog circuits. To obtain better fault diagnosis accuracy for analog circuits, neural network classification algorithms are often combined with optimization steps, such as circuit feature collection, feature engineering, regularization and so on, significantly affecting the accuracy of the classification algorithm, such as circuit feature collection, feature engineering, and regularization. However, the accuracy of analog circuit fault diagnosis is often not high in practical applications because of the tolerance of analog circuit components and other factors. To solve the above problems, this paper proposes a neural network combination optimization method based on hypothesis testing and applies it this method to the fault diagnosis of analog circuits on ships. This method uses hypothesis testing to combine and sort the optimization methods of each step in a neural network classification algorithm to obtain a model ranking based on the accuracy rate with mathematical statistics rules, thereby obtaining the optimal combination method. Finally, the validity of the method is verified by experiments.
引用
收藏
页码:158 / 164
页数:7
相关论文
共 50 条
  • [31] Combinatorial Optimization Based Analog Circuit Fault Diagnosis with Back Propagation Neural Network
    李飞
    何佩
    王向涛
    郑亚飞
    郭阳明
    姬昕禹
    JournalofDonghuaUniversity(EnglishEdition), 2014, 31 (06) : 774 - 778
  • [32] Optimization of LM-BP Neural Network Algorithm for Analog Circuit Fault Diagnosis
    Wang, Haotian
    Shan, Ganlin
    Duan, Xiusheng
    2013 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2013, : 271 - 274
  • [33] Application of Particle Swarm Optimization and RBF Neural Network in Fault Diagnosis of Analogue Circuits
    Ye Ming
    2009 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL 3, PROCEEDINGS, 2009, : 176 - 178
  • [34] On the application of artificial neural networks to fault diagnosis in analog circuits with tolerances
    Deng, Y
    He, YG
    2000 5TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I-III, 2000, : 1639 - 1642
  • [35] Fault diagnosis of analog circuits with tolerances using artificial neural networks
    Deng, Y
    He, YG
    Sun, YC
    2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 292 - 295
  • [36] Incipient fault diagnosis of analog circuits based on wavelet transform and improved deep convolutional neural network
    Yang, Yueyi
    Wang, Lide
    Nie, Xiaobo
    Wang, Yin
    IEICE ELECTRONICS EXPRESS, 2021, 18 (13): : 1 - 6
  • [37] Improving neural network methods for time domain fault analysis of nonlinear analog circuits by feature selection
    Ossowski, Marek
    INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS (ICSES '10): CONFERENCE PROCEEDINGS, 2010, : 301 - 304
  • [38] Study on analog circuits fault diagnosis
    2000, Sci Publ House (21):
  • [39] Fault Diagnosis for Linear Analog Circuits
    Jun Weir Lin
    Chung Len Lee
    Chau Chin Su
    Jwu-E. Chen
    Journal of Electronic Testing, 2001, 17 : 483 - 494
  • [40] Fault diagnosis for linear analog circuits
    Lin, JW
    Lee, CL
    Su, CC
    Chen, JE
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (06): : 483 - 494