Stochastic communication in application specific networks-on-chip

被引:0
|
作者
Sehgal, Vivek Kumar [1 ]
Nitin [2 ]
机构
[1] Jaypee Univ Informat Technol, Dept ECE, Solan, Himachal Prades 173215, India
[2] Jaypee Univ Informat Technol, Dept CSE & IT, Solan, Himachal Prades 173215, India
关键词
D O I
10.1007/978-1-4020-6266-7_3
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Networks-on-chip (NoC) is a new approach to System-on-chip (SoC) design. NoC consists of different Intellectual Property (IP) cores. The NoC solution brings a networking method to on-chip communication and claims roughly a threefold increase in performance over conventional bus systems. In this paper we proposed a new method for stochastic communication between the different IP cores. These IP cores are connected with different routers or switches and are treated as different compartments on the single chip. The spread of information among these IP cores can be represent using a closed donor control based compartmental model, which can be converted into a stochastic model. The stochastic model is more realistic and enables us to compute the transition probability from one IP to other IP core as well as latency.
引用
收藏
页码:11 / +
页数:2
相关论文
共 50 条
  • [41] Congestion-controlled best-effort communication for networks-on-chip
    van den Brand, J. W.
    Ciordas, C.
    Goossens, K.
    Basten, T.
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 948 - 953
  • [42] A Low-Cost Test Solution for Reliable Communication in Networks-on-Chip
    Bhowmik, Biswajit
    Biswas, Santosh
    Deka, Jatindra Kumar
    Bhattacharya, Bhargab B.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (02): : 215 - 243
  • [43] Dynamic Guaranteed Service Communication on Best-Effort Networks-on-Chip
    Munk, Peter
    Freier, Matthias
    Richling, Jan
    Chen, Jian-Jia
    23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 353 - 360
  • [44] TransCom: Transforming Stream Communication for Load Balance and Efficiency in Networks-on-Chip
    Abdel-Gawad, Ahmed H.
    Thottethodi, Mithuna
    PROCEEDINGS OF THE 2011 44TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 44), 2011, : 237 - 247
  • [45] Robust Application Mapping for Networks-on-chip Considering Uncertainty of Tasks
    Wang Xinyu
    Li Zhiying
    Shao Shuai
    Yu Zhigang
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2019, 41 (05) : 1152 - 1159
  • [46] A Low-Cost Test Solution for Reliable Communication in Networks-on-Chip
    Biswajit Bhowmik
    Santosh Biswas
    Jatindra Kumar Deka
    Bhargab B. Bhattacharya
    Journal of Electronic Testing, 2019, 35 (2) : 215 - 243
  • [47] Low-complexity link microarchitecture for mesochronous communication in Networks-on-Chip
    Vitullo, Francesco
    L'Insalata, Nicola E.
    Petri, Esa
    Saponara, Sergio
    Fanucci, Luca
    Casula, Michele
    Locatelli, Riccardo
    Coppola, Marcello
    IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (09) : 1196 - 1201
  • [48] Wormhole Computing in Networks-on-Chip
    Rettkowski, Jens
    Goehringer, Diana
    2021 31ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2021), 2021, : 273 - 274
  • [49] Astrocyte to Spiking Neuron Communication using Networks-on-Chip Ring Topology
    Martin, George
    Harkin, Jim
    McDaid, Liam J.
    Wade, John J.
    Liu, Junxiu
    Morgan, Fearghal
    PROCEEDINGS OF 2016 IEEE SYMPOSIUM SERIES ON COMPUTATIONAL INTELLIGENCE (SSCI), 2016,
  • [50] Application Mapping for Express Channel-Based Networks-on-Chip
    Zhu, Di
    Chen, Lizhong
    Yue, Siyu
    Pedram, Massoud
    2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,