Stochastic communication in application specific networks-on-chip

被引:0
|
作者
Sehgal, Vivek Kumar [1 ]
Nitin [2 ]
机构
[1] Jaypee Univ Informat Technol, Dept ECE, Solan, Himachal Prades 173215, India
[2] Jaypee Univ Informat Technol, Dept CSE & IT, Solan, Himachal Prades 173215, India
来源
INNOVATIVE ALGORITHMS AND TECHNIQUES IN AUTOMATION, INDUSTRIAL ELECTRONICS AND TELECOMMUNICATIONS | 2007年
关键词
D O I
10.1007/978-1-4020-6266-7_3
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Networks-on-chip (NoC) is a new approach to System-on-chip (SoC) design. NoC consists of different Intellectual Property (IP) cores. The NoC solution brings a networking method to on-chip communication and claims roughly a threefold increase in performance over conventional bus systems. In this paper we proposed a new method for stochastic communication between the different IP cores. These IP cores are connected with different routers or switches and are treated as different compartments on the single chip. The spread of information among these IP cores can be represent using a closed donor control based compartmental model, which can be converted into a stochastic model. The stochastic model is more realistic and enables us to compute the transition probability from one IP to other IP core as well as latency.
引用
收藏
页码:11 / +
页数:2
相关论文
共 50 条
  • [21] Design of Application-Specific 3D Networks-on-Chip Architectures
    Yan, Shan
    Lin, Bill
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 142 - 149
  • [22] Modelling and Analysis of Wireless Communication over Networks-on-Chip
    Kumar, Apoorv
    Kapoor, Hemangee K.
    18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,
  • [23] Reconfigurable Cluster-based Networks-on-Chip for Application-specific MPSoCs
    Modarressi, Mehdi
    Sarbazi-Azad, Hamid
    2012 IEEE 23RD INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2012, : 153 - 156
  • [24] Networks-on-chip: The quest for on-chip fault-tolerant communication
    Marculescu, R
    ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, : 8 - 12
  • [25] Energy Aware Networks-on-Chip Cortex Inspired Communication
    Moreac, Erwan
    Laurent, Johann
    Bomel, Pierre
    Rossi, Andre
    Boutillon, Emmanuel
    Palesi, Maurizio
    2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,
  • [26] Application-Specific Processing using High-Level Synthesis for Networks-on-Chip
    Rettkowski, Jens
    Goehringer, Diana
    2017 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2017,
  • [27] H.264 HDTV decoder using application-specific networks-on-chip
    Xu, J
    Wolf, W
    Henkel, J
    Chakradhar, S
    2005 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), VOLS 1 AND 2, 2005, : 1509 - 1512
  • [28] Minimizing power loss in optical networks-on-chip through application-specific mapping
    Fusella, Edoardo
    Cilardo, Alessandro
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 43 : 4 - 13
  • [29] Real-Time Communication Analysis for Networks-on-Chip with Backpressure
    Tobuschat, Sebastian
    Ernst, Rolf
    PROCEEDINGS OF THE 2017 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2017, : 590 - 595
  • [30] Wireless on Networks-on-Chip
    Taskin, Baris
    2013 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2013,