High-level optimization of pipeline design

被引：2
|
作者：
Campbell, JPL [1 ]
Day, NA [1 ]
机构：
[1] Univ Toronto, Dept Comp Sci, Toronto, ON, Canada
来源：
EIGHTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS | 2003年
关键词：
D O I：
10.1109/HLDVT.2003.1252473
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We describe an automatic method for synthesizing pipelined processors that optimizes throughput and automatically resolves control and data hazards. We present rules that describe how to resolve hazards based on the data dependencies between functional units. We demonstrate our method by showing optimal pipeline configurations of the DLX.
引用
收藏
页码：43 / 48
页数：6
相关论文
共 50 条
  • [1] Tensor Optimization for High-Level Synthesis Design Flows
    Siracusa, Marco
    Ferrandi, Fabrizio
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (11) : 4217 - 4228
  • [2] HIGH-LEVEL DESIGN
    BOURBON, BR
    [J]. COMPUTER DESIGN, 1992, 31 (09): : 27 - 29
  • [3] High-Level Low-Power System Design Optimization
    Pursley, David
    Yeh, Tung-Hua
    [J]. 2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,
  • [4] A high-level optimization scheme for low power clock design
    Kang, CJ
    Chen, CH
    Adel-Raheem, E
    [J]. PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 1492 - 1495
  • [5] A high-level optimization scheme for low power clock design
    Kang, CJ
    Chen, CH
    [J]. CCCT 2003, VOL6, PROCEEDINGS: COMPUTER, COMMUNICATION AND CONTROL TECHNOLOGIES: III, 2003, : 221 - 224
  • [6] OPTIMIZATION AT A HIGH-LEVEL OF ABSTRACTION
    RICHARD, I
    MILGROM, E
    [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1989, 367 : 252 - 256
  • [7] THE FUTURE OF HIGH-LEVEL DESIGN
    DEGEUS, AJ
    [J]. ELECTRONIC DESIGN, 1992, 40 (24) : 122 - 122
  • [8] HIGH-LEVEL LANGUAGE DESIGN
    ALLWEISS, JA
    MCCLINTOCK, JH
    [J]. DATAMATION, 1981, 27 (04): : 186 - &
  • [9] HIGH-LEVEL DESIGN ISSUES
    SHELDON, C
    [J]. ELECTRONIC ENGINEERING, 1994, 66 (807): : 12 - 12
  • [10] Resource-Constrained High-Level Datapath Optimization in ASIP Design
    Chen, Yuankai
    Zhou, Hai
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 198 - 201
12345