A High-Performance SiC Super-Junction MOSFET With a Step-Doping Profile

被引:7
|
作者
Huang, Hao [1 ]
Wang, Ying [1 ]
Yu, Cheng-Hao [1 ]
Tang, Zhao-Huan [2 ]
Li, Xing-Ji [3 ]
Yang, Jian-Qun [3 ]
Cao, Fei [1 ]
机构
[1] Hangzhou Dianzi Univ, Key Lab RF Circuits & Syst, Minist Educ, Hangzhou 310018, Peoples R China
[2] China Elect Technol Grp Corp, Natl Key Lab Analog Integrated Circuits, Chongqin 400060, Peoples R China
[3] Harbin Inst Technol, Natl Key Lab Mat Behav & Evaluat Technol Space En, Harbin 150080, Peoples R China
基金
中国国家自然科学基金;
关键词
Silicon carbide; Electric fields; MOSFET; Semiconductor process modeling; Performance evaluation; Logic gates; JFETs; SiC MOSFET; breakdown voltage; specific on-resistance; figure of merit; SINGLE-EVENT BURNOUT; IMPACT IONIZATION COEFFICIENTS; POWER; MOBILITY; DIODES; LAYERS; 6H;
D O I
10.1109/JEDS.2021.3125706
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we investigate a 4H-SiC super- junction (SJ) MOSFET structure with a charge-imbalance doping-profile. According to our numerical simulations and comparisons with the conventional SiC VDMOS (C-VDMOS) and SiC SJ VDMOS (SJ-VDMOS) devices, the SJ-MOD structure offers a better trade-off between breakdown voltage (BV) and specific on-resistance (R-on,R-sp). This leads to a high figure of merit (FOM=BV2/R-on,R-sp). In addition, due to the reduced electric field peak, the single-event burnout (SEB) of the device is significantly improved. The simulation results indicate that, using a LET value of 0.1 pC/mu m and a 3000K global device temperature as the criterion for burning, the specific burnout-threshold voltage (using the optimal parameters of the proposed structure) exceeds that of the conventional structure. This indicates that the modified super-junction structure can indeed be used for different voltage-classes of the hardening SiC super-junction devices in the future.
引用
收藏
页码:1084 / 1092
页数:9
相关论文
共 50 条
  • [41] Over Kilovolt GaN Vertical Super-Junction Trench MOSFET: Approach for Device Design and Optimization
    Huang, Peng
    Zhou, Qi
    Chen, Kuangli
    Han, Xiaoqi
    Wei, Dong
    Shi, Yuanyuan
    Chen, Wanjun
    Zhang, Bo
    2019 31ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2019, : 431 - 434
  • [42] Analytical design methodology of a novel drift-layer for super-junction power MOSFET:: CoolMOS™
    Kondekar, PN
    Patil, MB
    Parikh, CD
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOL 1 & 2, 2002, 4746 : 1304 - 1306
  • [43] Neutron-Induced Failure in Silicon IGBTs, Silicon Super-Junction and SiC MOSFETs
    Griffoni, Alessio
    van Duivenbode, Jeroen
    Linten, Dimitri
    Simoen, Eddy
    Rech, Paolo
    Dilillo, Luigi
    Wrobel, Frederic
    Verbist, Patrick
    Groeseneken, Guido
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2012, 59 (04) : 866 - 871
  • [44] Hybrid Termination With Wide Trench for 4H-SiC Super-Junction Devices
    Wang, Hengyu
    Wang, Ce
    Wang, Baozhu
    Long, Hu
    Sheng, Kuang
    IEEE ELECTRON DEVICE LETTERS, 2021, 42 (02) : 216 - 219
  • [45] Characterization of 1.2 kV SiC Super-Junction SBD Implemented by Trench and Implantation Technique
    Wang, Baozhu
    Wang, Hengyu
    Zhong, Xueqian
    Yang, Shu
    Guo, Qing
    Sheng, Kuang
    PRODCEEDINGS OF THE 2018 IEEE 30TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2018, : 375 - 378
  • [46] Utilizing PLAD (plasma doping) for next-generation super-junction power devices
    Liao, C. L.
    Renna, L.
    Ngwan, V. C.
    Santangelo, A.
    Galati, C.
    Spinella, N.
    Longo, G.
    Patane, F.
    Adnan, D.
    Tahir, F.
    Zheng, J. X.
    Xiang, N.
    Wang, C.
    Cai, M.
    Bhosle, V.
    Raj, D.
    Loh, K. C.
    Soo, J.
    MRS ADVANCES, 2025, 10 (02) : 169 - 173
  • [47] Fabrication and Optimization of a High-Reliability 700 V Super-Junction MOSFET with Segmented P-Buried RESURF Termination
    Yao, Guoliang
    Qiao, Ming
    Shi, Zesheng
    Li, Jue
    Zhang, Bo
    2024 36TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND IC S, ISPSD 2024, 2024, : 48 - 51
  • [48] Degradation in super-junction MOSFET under successive exposure of heavy ion strike and gamma ray irradiation
    Li, Xinyu
    Jia, Yunpeng
    Zhou, Xintian
    Zhao, Yuanfu
    Fang, Xingyu
    Wang, Liang
    Jia, Guo
    Deng, Zhonghan
    MICROELECTRONICS RELIABILITY, 2022, 132
  • [49] High Performance CMOS-compatible Super-junction FINFETs for Sub-100V Applications
    Yoo, Abraham
    Ng, Jacky C. W.
    Sin, Johnny K. O.
    Ng, Wai Tung
    2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [50] Development of SiC super-junction (SJ) device by deep trench-filling epitaxial growth
    Kosugi, Ryoji
    Sakuma, Yuuki
    Kojima, Kazutoshi
    Itoh, Sachiko
    Nagata, Akiyo
    Yatsuo, Tsutomu
    Tanaka, Yasunori
    Okumura, Hajime
    SILICON CARBIDE AND RELATED MATERIALS 2012, 2013, 740-742 : 785 - 788