A High-Performance SiC Super-Junction MOSFET With a Step-Doping Profile

被引:7
|
作者
Huang, Hao [1 ]
Wang, Ying [1 ]
Yu, Cheng-Hao [1 ]
Tang, Zhao-Huan [2 ]
Li, Xing-Ji [3 ]
Yang, Jian-Qun [3 ]
Cao, Fei [1 ]
机构
[1] Hangzhou Dianzi Univ, Key Lab RF Circuits & Syst, Minist Educ, Hangzhou 310018, Peoples R China
[2] China Elect Technol Grp Corp, Natl Key Lab Analog Integrated Circuits, Chongqin 400060, Peoples R China
[3] Harbin Inst Technol, Natl Key Lab Mat Behav & Evaluat Technol Space En, Harbin 150080, Peoples R China
基金
中国国家自然科学基金;
关键词
Silicon carbide; Electric fields; MOSFET; Semiconductor process modeling; Performance evaluation; Logic gates; JFETs; SiC MOSFET; breakdown voltage; specific on-resistance; figure of merit; SINGLE-EVENT BURNOUT; IMPACT IONIZATION COEFFICIENTS; POWER; MOBILITY; DIODES; LAYERS; 6H;
D O I
10.1109/JEDS.2021.3125706
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this article, we investigate a 4H-SiC super- junction (SJ) MOSFET structure with a charge-imbalance doping-profile. According to our numerical simulations and comparisons with the conventional SiC VDMOS (C-VDMOS) and SiC SJ VDMOS (SJ-VDMOS) devices, the SJ-MOD structure offers a better trade-off between breakdown voltage (BV) and specific on-resistance (R-on,R-sp). This leads to a high figure of merit (FOM=BV2/R-on,R-sp). In addition, due to the reduced electric field peak, the single-event burnout (SEB) of the device is significantly improved. The simulation results indicate that, using a LET value of 0.1 pC/mu m and a 3000K global device temperature as the criterion for burning, the specific burnout-threshold voltage (using the optimal parameters of the proposed structure) exceeds that of the conventional structure. This indicates that the modified super-junction structure can indeed be used for different voltage-classes of the hardening SiC super-junction devices in the future.
引用
收藏
页码:1084 / 1092
页数:9
相关论文
共 50 条
  • [1] Design and Optimization of SiC Super-Junction MOSFET Using Vertical Variation Doping Profile
    Vudumula, Pavan
    Kotamraju, Siva
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (03) : 1402 - 1408
  • [2] SiC Super-Junction MOSFET robustness assessment and method to improve avalanche capability
    Chen, De-Xin
    Wang, Ying
    Song, Yan-Xing
    Fei, Xin-Xing
    Huang, Hao
    MICROELECTRONICS RELIABILITY, 2024, 157
  • [3] Coping with Poor Dynamic Performance of Super-Junction MOSFET Body Diodes
    Pavlovsky, Martin
    Guidi, Giuseppe
    Kawamura, Atsuo
    IEEJ JOURNAL OF INDUSTRY APPLICATIONS, 2013, 2 (04) : 183 - 188
  • [4] Super-junction MOSFET and SiC diode application for the efficiency improvement in a boost PFC converter
    Chimento, F.
    Musumeci, S.
    Raciti, A.
    Melito, M.
    Sorrentino, G.
    IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 2283 - +
  • [5] Fabrication and optimization of a high speed deep-trench super-junction MOSFET with improved EMI performance
    Wang, Fei
    Lin, Min-Zhi
    Yuan, Yuan-Lin
    Liu, Lei
    Cheng, Yuhua
    Wang, Peng-Fei
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 404 - 406
  • [6] A Novel Deep-Trench Super-Junction SiC MOSFET with Improved Specific On-Resistance
    Ma, Rongyao
    Wang, Ruoyu
    Fang, Hao
    Li, Ping
    Zhao, Longjie
    Wu, Hao
    Huang, Zhiyong
    Tao, Jingyu
    Hu, Shengdong
    MICROMACHINES, 2024, 15 (06)
  • [7] Simulation study of charge imbalance in super-junction power MOSFET
    Kondekar, Pravin N.
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 551 - 554
  • [8] Improvement on short-circuit ability of SiC super-junction MOSFET with partially widened pillar structure
    左欣欣
    陆江
    田晓丽
    白云
    成国栋
    陈宏
    汤益丹
    杨成樾
    刘新宇
    Chinese Physics B, 2022, 31 (09) : 682 - 689
  • [9] Deep oxide trench termination structure for super-junction MOSFET
    Miao, Run-yan
    Lu, Fang
    Wang, Yan-ying
    Gong, Da-wei
    ELECTRONICS LETTERS, 2012, 48 (16) : 1018 - 1019
  • [10] Analytical design and simulation studies of super-junction power MOSFET
    Kondekar, Pravin N.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 503 - 508