Novel circuit designs of memristor synapse and neuron

被引:55
|
作者
Hong, Qinghui [1 ]
Zhao, Liang [1 ]
Wang, Xiaoping [1 ]
机构
[1] Huazhong Univ Sci & Technol, Sch Automat, Wuhan 430074, Hubei, Peoples R China
基金
中国国家自然科学基金; 国家重点研发计划;
关键词
Memristor; Synaptic circuit; Neuron circuit; Parallel programming; NETWORK; SYSTEM;
D O I
10.1016/j.neucom.2018.11.043
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this work, novel circuits based on memristors for implementing electronic synapse and artificial neuron are designed. First, two simple synaptic circuits for implementing weighting calculations of voltage and current modes using twin memristors are proposed. A synaptic weighting operation is defined as a difference function between the twin memristors, which can be adjusted in reverse by applying programmed signals and conducting positive, zero, and negative synaptic weights. Second, two neuron circuits using the proposed memristor synapses, in which parallel computing and programming can be achieved, are designed. Finally, performances of the proposed memristor synapses and neuron circuits, such as weight programming, neuron computing, and parallel operation, are analyzed through PSpice simulations. (C) 2018 Elsevier B.V. All rightsreserved.
引用
收藏
页码:11 / 16
页数:6
相关论文
共 50 条
  • [21] A novel memristor chaotic circuit based on CFOA
    Hong, Qinghui
    Zeng, Yicheng
    Li, Zhijun
    MATERIAL SCIENCE, CIVIL ENGINEERING AND ARCHITECTURE SCIENCE, MECHANICAL ENGINEERING AND MANUFACTURING TECHNOLOGY II, 2014, 651-653 : 603 - +
  • [22] Energy Efficient Analog Synapse/Neuron Circuit for Binarized Neural Networks
    Kim, Jaehyun
    Lee, Chaeun
    Choi, Kiyoung
    2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 271 - 272
  • [23] Chaos in a neuron model with adaptive feedback synapse: Electronic circuit design
    Chen Jun
    Li Chun-Guang
    ACTA PHYSICA SINICA, 2011, 60 (05)
  • [24] Emulating a central pattern generator (CPG) using CMOS neuron and memristor-based synapse
    Kianpour, Mahnoosh
    Shamsi, Jafar
    Mohammadi, Karim
    2017 25TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2017, : 193 - 196
  • [25] A CMOS Spiking Neuron for Dense Memristor-Synapse Connectivity for Brain-Inspired Computing
    Wu, Xinyu
    Saxena, Vishal
    Zhu, Kehan
    2015 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2015,
  • [26] A novel nonlinear synapse neuron model guaranteeing a global minimum - Wavelet Neuron
    Yamakawa, T
    1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 335 - 336
  • [27] Analysis of Hyperbolic Tangent Passive Resistive Neuron With CMOS-Memristor Circuit
    Kenzhina, Madina
    Dolzhikova, Irina
    2018 2ND INTERNATIONAL CONFERENCE ON COMPUTING AND NETWORK COMMUNICATIONS (COCONET), 2018, : 100 - 104
  • [28] Ultra robust negative differential resistance memristor for hardware neuron circuit implementation
    Pei, Yifei
    Yang, Biao
    Zhang, Xumeng
    He, Hui
    Sun, Yong
    Zhao, Jianhui
    Chen, Pei
    Wang, Zhanfeng
    Sun, Niefeng
    Liang, Shixiong
    Gu, Guodong
    Liu, Qi
    Li, Shushen
    Yan, Xiaobing
    NATURE COMMUNICATIONS, 2025, 16 (01)
  • [29] Memristor-based neuron circuit and method for applying learning algorithm in SPICE
    Yakopcic, C.
    Hasan, R.
    Taha, T. M.
    McLean, M.
    Palmer, D.
    ELECTRONICS LETTERS, 2014, 50 (07) : 492 - 493
  • [30] A controlled Murali-Lakshmanan-Chua memristor circuit to mimic neuron dynamics
    Innocenti, Giacomo
    Di Marco, Mauro
    Forti, Mauro
    Tesi, Alberto
    2019 IEEE 58TH CONFERENCE ON DECISION AND CONTROL (CDC), 2019, : 3423 - 3428