Analysis of Hyperbolic Tangent Passive Resistive Neuron With CMOS-Memristor Circuit

被引:0
|
作者
Kenzhina, Madina [1 ]
Dolzhikova, Irina [1 ]
机构
[1] Nazarbayev Univ, Elect & Comp Engn Dept, Astana, Kazakhstan
关键词
Hyperbolic tangent; memristor; CMOS; passive neuron;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Sigmoid and hyperbolic tangent functions are the computational elements of neural networks, which are applied very widely. This paper aims to propose a simple design for improving the tanh-like passive resistive-type neuron by introducing memristor. Minimal leakage current and small on-chip area, low power consumption and non-volatile memory are the features that make the memristor promising and powerful tool in circuit design. However since memristive devices are not capable to supply energy to a circuit, they should be coupled with conventional CMOS devices, thus forming hybrid circuit configurations. In the frame of this study, we examine the previously proposed circuit for passive neuron. The elements are replaced by memristor to produce tanh activation function. The most efficient circuit configuration in terms performance metrics is to be determined. Our design proves that replacing CMOS device by memristor element improves the circuit performance by reducing the total power, area of the chip and THD level.
引用
收藏
页码:100 / 104
页数:5
相关论文
共 26 条
  • [1] Hyperbolic Tangent Passive Resistive-Type Neuron
    Shamsi, Jafar
    Amirsoleimani, Amirali
    Mirzakuchaki, Sattar
    Ahmadi, Arash
    Alirezaee, Shahpour
    Ahmadi, Majid
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 581 - 584
  • [2] CMOS-Memristor Inverter Circuit Design and Analysis Using Cadence Virtuoso
    Sharma, Gaurav
    Bhargava, Lava
    2016 INTERNATIONAL CONFERENCE ON RECENT ADVANCES AND INNOVATIONS IN ENGINEERING (ICRAIE), 2016,
  • [3] A Novel CMOS-Memristor Based Inverter Circuit Design
    Abdoli, Behrooz
    Amirsoleimani, Amirali
    Shamsi, Jafar
    Mohammadi, Karim
    Ahmadi, Arash
    2014 22ND IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2014, : 371 - 376
  • [4] A Novel Hybrid CMOS-Memristor Logic Circuit Using Memristor Ratioed Logic
    Teimoori, Mehri
    Ahmadi, Arash
    Alirezaee, Shahpour
    Ahmadi, Majid
    2016 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2016,
  • [5] A Carry Lookahead Adder Based on Hybrid CMOS-Memristor Logic Circuit
    Liu, Gongzhi
    Zheng, Lijing
    Wang, Guangyi
    Shen, Yiran
    Liang, Yan
    IEEE ACCESS, 2019, 7 : 43691 - 43696
  • [6] Circuit Techniques for Online Learning of Memristive Synapses in CMOS-Memristor Neuromorphic Systems
    Sayyaparaju, Sagarvarma
    Chakma, Gangotree
    Amer, Sherif
    Rose, Garrett S.
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2017 (GLSVLSI' 17), 2017, : 479 - 482
  • [7] Assessment of a universal logic gate and a full adder circuit based on CMOS-memristor technology
    Guitarra, S.
    Taco, R.
    Gavilanez, M.
    Yepez, J.
    Espinoza, U.
    SOLID-STATE ELECTRONICS, 2023, 207
  • [8] Defect Analysis and Parallel Testing for 3D Hybrid CMOS-Memristor Memory
    Liu, Peng
    You, Zhiqiang
    Wu, Jigang
    Elimu, Michael
    Wang, Weizheng
    Cai, Shuo
    Han, Yinhe
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2021, 9 (02) : 745 - 758
  • [9] Enhancing digital circuit functionality with a hybrid CMOS-memristor non-volatile D latch: efficiency, reliability, and application
    Rasheed, S. Haroon
    Nelapati, Rajeev Pankaj
    ENGINEERING RESEARCH EXPRESS, 2025, 7 (01):
  • [10] Design and analysis of 2T2M hybrid CMOS-Memristor based RRAM
    Shaarawy, Noha
    Emara, Ahmed
    El-Naggar, Ahmed M.
    Elbtity, Mohammed E.
    Ghoneima, Maged
    Radwan, Ahmed G.
    MICROELECTRONICS JOURNAL, 2018, 73 : 75 - 85