Circuit design compliance checking in VLSI circuits

被引:0
|
作者
Lam, KN [1 ]
Rusu, S [1 ]
机构
[1] L LOG DESIGN GRP,SUNNYVALE,CA 94089
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:167 / 170
页数:4
相关论文
共 50 条
  • [11] ARE VLSI CIRCUITS TOO HARD TO DESIGN
    ROBINSON, AL
    [J]. TECHNOLOGY REVIEW, 1981, 83 (03): : 53 - 54
  • [12] AN O(NLOGM) ALGORITHM FOR VLSI DESIGN RULE CHECKING
    BONAPACE, CR
    LO, CY
    [J]. 26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 503 - 507
  • [13] AN O(NLOGM) ALGORITHM FOR VLSI DESIGN RULE CHECKING
    BONAPACE, CR
    LO, CY
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (06) : 753 - 758
  • [14] Statistical estimation of short-circuit power in VLSI circuits
    Hill, AM
    Kang, SM
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 105 - 108
  • [15] A Circuit Technique for Leakage Power reduction in CMOS VLSI Circuits
    Nandyala, Venkata Ramakrishna
    Mahapatra, Kamala Kanta
    [J]. 2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
  • [16] ASPECTS OF MODELING AND DESIGN SYSTEMS FOR VLSI CIRCUITS
    SMIT, J
    HERRMANN, OE
    [J]. SIMULATION APPLIED TO MANUFACTURING ENERGY AND ENVIRONMENTAL STUDIES AND ELECTRONICS AND COMPUTER ENGINEERING, 1989, : 257 - 264
  • [17] COMPUTER-AIDED-DESIGN OF VLSI CIRCUITS
    NEWTON, AR
    [J]. PROCEEDINGS OF THE IEEE, 1981, 69 (10) : 1189 - 1199
  • [18] Variability in VLSI circuits: Sources and design considerations
    Abu-Rahma, Mohamed H.
    Anis, Mohab
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3215 - 3218
  • [19] COMPUTER-AIDED-DESIGN FOR VLSI CIRCUITS
    NEWTON, AR
    SANGIOVANNIVINCENTELLI, AL
    [J]. COMPUTER, 1986, 19 (04) : 38 - 60
  • [20] AN INTEGRATED DESIGN AUTOMATION SYSTEM FOR VLSI CIRCUITS
    KARATSU, O
    HOSHINO, T
    ENDO, M
    KITAZAWA, H
    ADACHI, T
    UEDA, K
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1985, 2 (05): : 17 - 26