FPGA-Based Dynamically Reconfigurable SQL Query Processing

被引:27
|
作者
Ziener, Daniel [1 ,4 ]
Bauer, Florian [1 ]
Becher, Andreas [1 ]
Dennl, Christopher [1 ]
Meyer-Wegener, Klaus [2 ]
Schuerfeld, Ute [3 ]
Teich, Juergen [1 ]
Vogt, Joerg-Stephan [3 ]
Weber, Helmut [3 ]
机构
[1] Univ Erlangen Nurnberg, Cauerstr 11, D-91058 Erlangen, Germany
[2] Univ Erlangen Nurnberg, Martensstr 3, D-91058 Erlangen, Germany
[3] IBM Deutschland Res & Dev GmbH, Schonaicher Str 220, D-71032 Boblingen, Germany
[4] Hamburg Univ Technol TUHH, Schwarzenberg Campus 3 E, D-21073 Hamburg, Germany
关键词
Design; Performance; FPGA; dynamic partial reconfiguration; SQL processing; reconfigurable computing;
D O I
10.1145/2845087
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this article, we propose an FPGA-based SQL query processing approach exploiting the capabilities of partial dynamic reconfiguration of modern FPGAs. After the analysis of an incoming query, a query-specific hardware processing unit is generated on the fly and loaded on the FPGA for immediate query execution. For each query, a specialized hardware accelerator pipeline is composed and configured on the FPGA from a set of presynthesized hardware modules. These partially reconfigurable hardware modules are gathered in a library covering all major SQL operations like restrictions and aggregations, as well as more complex operations such as joins and sorts. Moreover, this holistic query processing approach in hardware supports different data processing strategies including row-as column-wise data processing in order to optimize data communication and processing. This article gives an overview of the proposed query processing methodology and the corresponding library of modules. Additionally, a performance analysis is introduced that is able to estimate the processing time of a query for different processing strategies and different communication and processing architecture configurations. With the help of this performance analysis, architectural bottlenecks may be exposed and future optimized architectures, besides the two prototypes presented here, may be determined. Categories and Subject Descriptors: B.5.1 [Register-Transfer-Level Implementation]: Design-Data-path design; C.3 [Special-Purpose and Application-based Systems]: Microprocessor/Microcomputer Applications; H.2.4 [Database Management]: Systems-Query processing
引用
收藏
页数:24
相关论文
共 50 条
  • [31] A new approach for design of an efficient FPGA-based reconfigurable convolver for image processing
    Abbas Dehghani
    Ali Kavari
    Mahdi Kalbasi
    Keyvan RahimiZadeh
    The Journal of Supercomputing, 2022, 78 : 2597 - 2615
  • [32] SQL2FPGA: Automated Acceleration of SQL Query Processing on Modern CPU-FPGA Platforms
    Lu, Alec
    Narendra, Jahanvi
    Fang, Zhenman
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2024, 17 (03)
  • [33] SQL2FPGA: Automatic Acceleration of SQL Query Processing on Modern CPU-FPGA Platforms
    Lu, Alec
    Fang, Zhenman
    2023 IEEE 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, FCCM, 2023, : 184 - 194
  • [34] Floorplacement for Partial Reconfigurable FPGA-Based Systems
    Montone, A.
    Santambrogio, M. D.
    Redaelli, F.
    Sciuto, D.
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2011, 2011
  • [35] OPERATION SCHEDULING FOR FPGA-BASED RECONFIGURABLE COMPUTERS
    Lin, Colin Yu
    Wong, Ngai
    So, Hayden Kwok-Hay
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 481 - 484
  • [36] Hardware-software co-design of a dynamically reconfigurable FPGA-based fuzzy logic controller
    Fons, Francisco
    Fons, Mariano
    Canto, Enrique
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 1228 - 1231
  • [37] Realization of the FPGA-based reconfigurable computing environment by the example of morphological processing of a grayscale image
    Shatravin, V.
    Shashev, D. V.
    II INTERNATIONAL CONFERENCE COGNITIVE ROBOTICS, 2018, 363
  • [38] Live Demonstration: A Dynamically Adaptable Image Processing Application Running in an FPGA-Based WSN Platform
    Rodriguez, Alfonso
    Valverde, Juan
    Castanares, Cesar
    Portilla, Jorge
    de la Torre, Eduardo
    Riesgo, Teresa
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1902 - 1902
  • [39] Dynamically Reconfigurable FIR Filter Design Based on FPGA
    Zhao, Guangquan
    Ge, Qiangqiang
    Zhang, Yigang
    2015 FIFTH INTERNATIONAL CONFERENCE ON INSTRUMENTATION AND MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC), 2015, : 1631 - 1635
  • [40] An FPGA-Based Reconfigurable Mesh Many-Core
    Giefers, Heiner
    Platzner, Marco
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (12) : 2919 - 2932