FPGA-Based Dynamically Reconfigurable SQL Query Processing

被引:27
|
作者
Ziener, Daniel [1 ,4 ]
Bauer, Florian [1 ]
Becher, Andreas [1 ]
Dennl, Christopher [1 ]
Meyer-Wegener, Klaus [2 ]
Schuerfeld, Ute [3 ]
Teich, Juergen [1 ]
Vogt, Joerg-Stephan [3 ]
Weber, Helmut [3 ]
机构
[1] Univ Erlangen Nurnberg, Cauerstr 11, D-91058 Erlangen, Germany
[2] Univ Erlangen Nurnberg, Martensstr 3, D-91058 Erlangen, Germany
[3] IBM Deutschland Res & Dev GmbH, Schonaicher Str 220, D-71032 Boblingen, Germany
[4] Hamburg Univ Technol TUHH, Schwarzenberg Campus 3 E, D-21073 Hamburg, Germany
关键词
Design; Performance; FPGA; dynamic partial reconfiguration; SQL processing; reconfigurable computing;
D O I
10.1145/2845087
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this article, we propose an FPGA-based SQL query processing approach exploiting the capabilities of partial dynamic reconfiguration of modern FPGAs. After the analysis of an incoming query, a query-specific hardware processing unit is generated on the fly and loaded on the FPGA for immediate query execution. For each query, a specialized hardware accelerator pipeline is composed and configured on the FPGA from a set of presynthesized hardware modules. These partially reconfigurable hardware modules are gathered in a library covering all major SQL operations like restrictions and aggregations, as well as more complex operations such as joins and sorts. Moreover, this holistic query processing approach in hardware supports different data processing strategies including row-as column-wise data processing in order to optimize data communication and processing. This article gives an overview of the proposed query processing methodology and the corresponding library of modules. Additionally, a performance analysis is introduced that is able to estimate the processing time of a query for different processing strategies and different communication and processing architecture configurations. With the help of this performance analysis, architectural bottlenecks may be exposed and future optimized architectures, besides the two prototypes presented here, may be determined. Categories and Subject Descriptors: B.5.1 [Register-Transfer-Level Implementation]: Design-Data-path design; C.3 [Special-Purpose and Application-based Systems]: Microprocessor/Microcomputer Applications; H.2.4 [Database Management]: Systems-Query processing
引用
收藏
页数:24
相关论文
共 50 条
  • [1] On-the-fly Composition of FPGA-Based SQL Query Accelerators Using A Partially Reconfigurable Module Library
    Dennl, Christopher
    Ziener, Daniel
    Teich, Juergen
    2012 IEEE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2012, : 45 - 52
  • [2] An FPGA-based Middlebox with Remote Dynamically Reconfigurable Application Plane
    Tan, Tze Hon
    Ooi, Chia Yee
    Marsono, M. N.
    2021 IEEE REGION 10 CONFERENCE (TENCON 2021), 2021, : 52 - 56
  • [3] Adaptive Voltage Scaling in a Dynamically Reconfigurable FPGA-Based Platform
    Nabina, Atukem
    Nunez-Yanez, Jose Luis
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2012, 5 (04)
  • [4] FPGA-Based Dynamically Reconfigurable Control of Induction Motor Drives
    Buchholz, Oleg
    Boecker, Joachim
    39TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY (IECON 2013), 2013, : 3543 - 3548
  • [5] The Erlangen Slot Machine: A Dynamically Reconfigurable FPGA-based Computer
    Mateusz Majer
    Jürgen Teich
    Ali Ahmadinia
    Christophe Bobda
    The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2007, 47 : 15 - 31
  • [6] A design framework for FPGA-based dynamically reconfigurable digital controllers
    Paiz, Carlos
    Kettelhoit, Boris
    Porrmann, Mario
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3708 - 3711
  • [7] An FPGA-based dynamically reconfigurable platform: From concept to realization
    Majer, Mateusz
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 963 - 964
  • [8] A resource manager for dynamically reconfigurable FPGA-based embedded systems
    Cervero, T.
    Dondo, J.
    Gomez, A.
    Pena, X.
    Lopez, S.
    Rincon, F.
    Sarmiento, R.
    Lopez, J. C.
    16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 633 - 640
  • [9] The Erlangen Slot Machine: A dynamically reconfigurable FPGA-based computer
    Majer, Mateusz
    Teich, Juergen
    Ahmadinia, Ali
    Bobda, Christophe
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2007, 47 (01): : 15 - 31
  • [10] A dynamically partial-reconfigurable FPGA-based architecture for data processing on space solar telescope
    Ruan, Zhuo
    Han, Yuzhang
    Cai, Hongbo
    Jin, Shengzhen
    Han, Jianguo
    2007 INTERNATIONAL SYMPOSIUM ON INDUSTRIAL EMBEDDED SYSTEMS, 2007, : 194 - +