Proximity effects correction for sub-10nm patterning node

被引:0
|
作者
Jedrasik, Piotr [1 ]
Tsunoda, Dai [2 ]
Shoji, Masahiro [2 ]
Tsunoe, Hiroyuki [2 ]
机构
[1] Chalmers Univ Technol, Nanofabricat Lab, MC2,Kemivagen 7, SE-41296 Gothenburg, Sweden
[2] Nippon Control Syst Co, Kouhoku, Kanagawa 2220033, Japan
关键词
PATACON PC-Cluster; E-Beam; PEC; MC-Simulation; HSQ; JBX-9300FS; CHARIOT; HYDROGEN SILSESQUIOXANE; RESIST;
D O I
10.1117/12.848337
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this communication, we report on our experimental results from the research focused on the application of the electron beam direct writing in the nanometer range. Special care is taken to analyze the forward scattering spread and its influence on the pattering fidelity for patterns with the dimensions in the sub-10nm region. We model, simulate and discuss several different cases of the strategy used in the pattern writing. The sub-pixel address grid is used and the energy beam distribution is analyzed with 1 angstrom resolution. The pre-compensated energy distribution is analyzed from its slope cross-sectional point of view. Additionally, the field factor correction (FFC) dose compensation, the correctness of the built-in FFC compensation for the sub-10nm regime, and its influence on the writing speed is discussed. We map the pre-compensated energy distribution used for the pattern exposure to the developed resist profile modeled by the spline approximation of the experimentally acquired resist contrast curve. The newly established development process for the hydrogen silsesquioxane (HSQ) resist has been tested and applied in its optimal way. Successful sub-10nm patterning with the dimension controllability better than 5% of the critical dimension (CD) was achieved. The experimental setup use JBX-9300FS (used @ 100keV) as the exposure tool, and the HSQ (XR-1541) as the resist. The energy intensity distribution (EID) function used for the proximity effects compensation is calculated by CHARIOT simulation engine.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] Pushing Multiple Patterning in Sub-10nm: Are We Ready?
    Pan, David Z.
    Liebmann, Lars
    Yu, Bei
    Xu, Xiaoqing
    Lin, Yibo
    [J]. 2015 52ND ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2015,
  • [2] Extension of patterning technologies down to sub-10nm half pitch
    Mimotogi, Shoji
    [J]. ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING II, 2013, 8685
  • [3] Sub-10nm nanopantography
    Tian, Siyuan
    Donnelly, Vincent M.
    Ruchhoeft, Paul
    Economou, Demetre J.
    [J]. APPLIED PHYSICS LETTERS, 2015, 107 (19)
  • [4] New Lithography Technology for Sub-10nm Patterning with Shrinking Organic Material
    Morita, Seiji
    [J]. ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES VI, 2014, 9049
  • [5] Resiliency Challenges in sub-10nm Technologies
    Aitken, Rob
    Cannon, Ethan H.
    Pant, Mondira
    Tahoori, Mehdi B.
    [J]. 2015 IEEE 33RD VLSI TEST SYMPOSIUM (VTS), 2015,
  • [6] A high chi track-compatible DSA for sub-10nm L/S patterning
    Guerrero, Douglas J.
    Sakavuyi, Kaumba
    Xu, Kui
    Gharbi, Ahmed
    Tiron, Raluca
    Servin, Isabelle
    Pain, Laurent
    Claveau, Guillaume
    Stokes, Harold
    Harumoto, Masahiko
    Nicolet, Celia
    Chevalier, Xavier
    [J]. ADVANCES IN PATTERNING MATERIALS AND PROCESSES XXXIV, 2017, 10146
  • [7] PMMA removal selectivity to PS using dry etch approach: Sub-10nm patterning application
    Sarrazin, A.
    Posseme, N.
    Barros, P. Pimenta
    Barnola, S.
    Claveau, G.
    Gharbi, A.
    Argoud, M.
    Chamiot-Maitral, G.
    Tiron, R.
    Nicolet, C.
    Navarro, C.
    Cardinaud, C.
    [J]. ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING V, 2016, 9782
  • [8] Source/Drain Architecture Design of Vertical Channel Nanowire FET for sub-10nm node
    Chen, Gong
    Li, Ming
    Zhang, Jiayang
    Yang, Yuancheng
    Huang, Ru
    [J]. 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 1008 - 1010
  • [9] Megasonic cleaning strategy for sub-10nm photomasks
    Hsu, Jyh-Wei
    Samayoa, Martin
    Dress, Peter
    Dietze, Uwe
    Ma, Ai-Jay
    Lin, Chia-Shih
    Lai, Rick
    Chang, Peter
    Tuo, Laurent
    [J]. PHOTOMASK TECHNOLOGY 2016, 2016, 9985
  • [10] FinFET based SRAMs in Sub-10nm domain
    Mohammed, Mahmood Uddin
    Nizam, Athiya
    Ali, Liaquat
    Chowdhury, Masud H.
    [J]. MICROELECTRONICS JOURNAL, 2021, 114