An efficient multi-level partitioning algorithm for VLSI circuits

In this paper, a new multi-level bipartitioning algorithm MLP, which integrates a clustering technique and an iterative improvement based partitioning process, is proposed to enhance the stability and the quality of partitioning results. The proposed clustering algorithm is used to reduce the partitioning complexity and improved the performance of partitioning. To generate a high-quality partitioning solution, a module migration based partitioning algorithm MMP is also proposed as the based partitioner for the MLP algorithm. The MALP algorithm implicitly promotes the move of clusters during the module migration processes by paying more attention to the neighbors of moved modules, relaxing the size constraints temporarily during the migration process, and controlling the module migration direction. Experimental results obtained show that the MLP algorithm generates high-quality partitioning results. The MLP algorithm outperforms A,MELO [2] and CDIPLA3 [6] by 23% and 10%, respectively and is competitive with hMetis [9] and MLC [1] which have generated better results than many recent state-of-the-art partitioning algorithms.